RAM Commands

	A	B	C	D	E	F	G	H	I	J	K	M
1	Power-Up (200us after power stable)
2	#RAS	#CAS	CKE	CK	DQ	DQM	BA	A10/A9-A0	BA+A	#WE	#CS	Notes
3	L	H	H	↓	X	X	X	H/X	-	L	L	Preacharge all banks
4												Wait for 4 clock cycles
5	L	L	H	H	X	X	X	X	X	H	L	Auto-Refresh
6												Wait for 4 clock cycles
7	L	L	H	H	X	X	X	X	X	H	L	Auto-Refresh
8												Wait for 4 clock cycles
9	L	L	H	↓	X	X	-	-	0b00000 010 0 000	L	L	Setup DRAM - normal wrap, burst of 1W, latency of 2 cycles
10
11	Read Data
12	L	H	H	↓	X	X	0/1	L/X	-	L	L	Precharge bank
13	L	H	H	↓	X	X	0/1	L/Row Address (0-1024)	-	H	L	Activate and set row address
14	L	L	H	↓	X	X	0/1	L/Column Address (0-256)	-	H	L	Set column address
15	H	L	H	↓	Output	X	0/1	L/Column Address (0-256)	-	H	L	Fetch data
16	H	H	H	↓	X	X	X	X	X	H	L	Refresh
17	X	X	L	↑	X	X	X	X	X	X	H	End refresh, read complete
18
19	Write Data
20	L	H	H	↓	X	X	0/1	L/X	-	L	L	Precharge bank
21	L	H	H	↓	X	X	0/1	L/Row Address (0-1024)	-	H	L	Activate and set row address
22	L	H	H	↓	Input	X	0/1	L/Row Address (0-1024)	-	L	L	Write data
23	L	L	H	↓	Input	X	0/1	L/Column Address (0-256)	-	L	L	Set column address
24	L	L	H	↓	Input	X	0/1	L/Column Address (0-256)	-	H	L	End write data
25	H	L	H	↓	Input	X	0/1	L/Column Address (0-256)	-	H	L	Rise RAS
26	H	H	H	↓	Input	X	X	X	X	H	L	Refresh
27	X	X	L	↑	X	X	X	X	X	X	H	End refresh, write complete
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100