A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

1 | Page Number and Location | Original | New | Notes | ||||||||||||||||

2 | p. 8, left column, second line of algebra | R_L/(R_L + R_out) | R_out/(R_L + R_out) | |||||||||||||||||

3 | p. 8, third paragraph | This is illustrated through the circuit of Figure 1-10 | This is illustrated through the circuit of Figure 1-11 | |||||||||||||||||

4 | p. 13, second column, A'_i, Two-Port expression | Needs a negative sign (due to A_i = -1). | ||||||||||||||||||

5 | p. 14, first column, A'_i, Exact expression | Needs a negative sign. | ||||||||||||||||||

6 | p. 17, P1.5 | The problem is unneccesarily complex with ri, ro, r1 and r2 included. The problem should be worked with ri, ro removed and r1=r2=0. Also, the following note should be added to part (a): Note that since this circuit is bilateral, RS must be considered when computing Rout, and RL must be considered when computing Rin. | ||||||||||||||||||

7 | p. 17, P1.8 | The problem statement is missing values for RS and RL. Use RS=RL=10k. Also, Aif and Air are equal, so the conclusion must be drawn bassed on Rin and Rout. | ||||||||||||||||||

8 | p.20, second column, equation 2.1 | I_D(y) = W*Q_n(y)*v(y) | I_D = -W*Q_n(y)*v(y) | I_D is constant throughout the channel (no dependence on y). Since I_D is defined as flowing into the drain, its mathematical definition in equation 2.1 requires a negative sign. The original right side of equation 2.1 shows the current flowing in the positive y direction, which is opposite the direction of I_D. | ||||||||||||||||

9 | p. 20, second column, last paragraph | E(y) = dV(y)/dy | E(y) = -dV(y)/dy | |||||||||||||||||

10 | p. 21, figure 2-3 (d) | Q_n(L- L) = 0 | Q_n(L - deltaL) = 0 | |||||||||||||||||

11 | p. 21, second column, line after equation 2.7 | for V_DS = V_GS - V_Tn | for V_DS >= V_GS - V_Tn | |||||||||||||||||

12 | p. 36, second column, second paragraph | [e.g., a calculation of g_m using Eq. (2.23)] | [e.g., a calculation of g_m using Eq. (2.34)] | |||||||||||||||||

13 | p. 37, figure 2-16 legend | Eq. (3.29) | Eq. (2.31) | |||||||||||||||||

14 | p. 42, Figure 2-22 | The v_out sinusoid should be phase shifted by 180 degrees for consistency with the inverting gain of the common-source stage. | ||||||||||||||||||

15 | p. 49, P2.6 | This problem is obsolete, since it is already solved on page 31. | ||||||||||||||||||

16 | p. 49, P2.7 | uCoxW/L = 100 A/V^2.5 | uCoxW/L = 100 uA/V^2.5 | |||||||||||||||||

17 | p.50, P2.12 | Assume that VB=VDD/2 | Assume that VIN=VDD/2 | |||||||||||||||||

18 | p.50, P2.14 | (a) calculate VBIAS | (a) calculate VIN | Also: VDD=5V should be given. | ||||||||||||||||

19 | p. 51, P2.17 | (b) Use the approximate approach from Example 2-7. (d) Repeat parts (a) and (b) without considering the connected RL. Explain the main differences in your answwers. Will these differences have an effect on the function of the amplifier? Distinguish between small- and large-signal characteristics of the the amplifier. | (b) Take VDS dependence into account. (d) Repeat parts (a) and (b) without considering the connected RL and re-compute the two-port parameters of part (c). Summaríze the observed differences. | |||||||||||||||||

20 | p. 54, Bode magnitude plot | 1/omega | 1/(omega*RC) | |||||||||||||||||

21 | p. 58, phase plot of H(j*omega) | H(j*omega) | <H(j*omega) | Missing phase label on y-axis | ||||||||||||||||

22 | p. 67, Fig 3-13b | v_i/R_S | v_s/R_s | |||||||||||||||||

23 | p. 69, Eq. 3.44 | 1/p_2 >> 1/p_2 | 1/p_1 >> 1/p_2 | |||||||||||||||||

24 | p. 71, left column, first paragraph | examining the voltages and currents of the capacitor C in Figure 3-16 | examining the voltages and currents of the capacitor C in Figure 3-15 | |||||||||||||||||

25 | p. 75, top of left column | substituting Eq. (3.64) into Eq. (3.65) | substituting Eq. (3.65) into Eq. (3.64) | |||||||||||||||||

26 | p. 81, P3.7 | V_B = 2V | V_S = 2V | |||||||||||||||||

27 | p. 81, P3.8 | Examples 3-7 and 3-8 | Example 3-7 | Change for both occurences. | ||||||||||||||||

28 | p. 82, P3.15 | Rs = 10k, RD = 5k | Rs = 2RD | The values for RS and RD cannot be specified, but follow from the optimum point. | ||||||||||||||||

29 | p. 82, P3.15 | part (C): Also calculate the device width and drain current | Also calculate RD, the device width and drain current | |||||||||||||||||

30 | p. 83, P3.16 | Rgd = RG + RS + Gm*RG*RS | Rgd = RG + RD + Gm*RG*RD | |||||||||||||||||

31 | p. 87 | A_well = (W+2X1) x (L+2L_diff+2X1+X2) | A_well = (W+2X1) x (L+3L_diff+2X1+X2) | The length of the well contact should be included by adding another L_diff. This should also be shown in Figure Ex4-1 | ||||||||||||||||

32 | p. 88, Eq. 4.5 | di_D/dv_SB | di_D/dv_BS | |||||||||||||||||

33 | p. 92, Eq. 4.12 | delete extra "V" after the square root expression | ||||||||||||||||||

34 | p. 92, Solution of Ex. 4-3 | Also: the equation under "we evaluate Eq. (4.12)..." does not belong here. | ||||||||||||||||||

35 | p. 96, Eq. 4.25 | R_D || sC_D | R_D || 1/sC_D | |||||||||||||||||

36 | p. 96, 8th line of second column | This is simply Rin | This is simply Rout | |||||||||||||||||

37 | p. 97, Eq. 4.29 | (1 + s[R_D||R_L])(C_d + C_L) | 1 + s([R_D||R_L][C_d + C_L]) | |||||||||||||||||

38 | p. 98, Solution of Ex. 4-4 | Csb = 54.3fF, Cdb = 37.1fF, Cs = 257.6fF, Cd = 87.1fF, tau_so = 107ps, tau_do=261ps, f3dB = 432MHz. | Csb = 19.6fF, Cdb = 13.4fF, Cs = 223fF, Cd = 63.4fF, tau_so = 92.25ps, tau_do=190.2ps, f3dB = 563MHz. | |||||||||||||||||

39 | p. 98, beginning of section 4-4-1 | using Eq. (4.13) | using Eq. (4.12) | |||||||||||||||||

40 | p. 103, Ex. 4-6 | RS=10k | RS=5k | The numbers computed in the example correspond to RS=5k. | ||||||||||||||||

41 | p. 105 | Approximating gm' ~ gm' | Approximating gm' ~ gm | |||||||||||||||||

42 | p. 105 | gm' in (4.45) should be replaced with gm on all occurences (per the stated approximation) | ||||||||||||||||||

43 | p. 109, Table 4-2, CG column | A_i = 1 | A_i = -1 | According the the diagram in Fig 4-30. | ||||||||||||||||

44 | p. 109, Table 4-2, CG column | r_o*(1 + g_m * r_s) | r_o*(1 + g_m' * r_s) | Should use g_m prime since it's used in the input resistance. | ||||||||||||||||

45 | p. 110, P4.2 | Repeat Example 4-3 assuming... | Repeat Example 4-3 using IB = 200uA and assuming... | |||||||||||||||||

46 | p. 110, P4.3 | Several issues: 1) the resistance at the drain should be 5k. 2) The problem should be forst solved for the case of VSB=0 (part a), and then the gain should be recomputed witthe bulk connected to the supply (part b). 2) The propblem stament should include: The circuit is biased such that no DC current flows into the resistor connected to the drain. Explain why channel-length modulation can be safely neglected in the calculation of iout/is. | ||||||||||||||||||

47 | p. 110, Figure P4-5 | IBIAS | IB | |||||||||||||||||

48 | p. 115, Table 5-2 | Rpoly = 40, 50, 60 | Rppoly = 60, 50, 40 | |||||||||||||||||

49 | p. 117, first column, third pararaph | For instance, the nominal threshold voltage for n-channel transistors can vary by +/- 200V | For instance, the nominal threshold voltage for n-channel transistors can vary by +/- 200mV | |||||||||||||||||

50 | p. 120, Figure 5-4 and p. 121, Figure 5-5 | delta W is labelled as just W, missing the delta character | ||||||||||||||||||

51 | p. 123, equation 5.13 | The numerators should be (u_n*Cox)_2 and the denominators (u_n*Cox)_1 | ||||||||||||||||||

52 | p. 124, Example 5-3 | in order to meet the compliance voltage requirement, we need V_GS = V_SG <= 1.5V | in order to meet the compliance voltage requirement, we need V_GS = V_SG <= 1V | Compliance voltage = 0.5V = V_ov, V_T0n = abs(V_T0p) = 0.5V | ||||||||||||||||

53 | p. 125, second column, second paragraph | r_s -> r_o2, r_o -> r_o1 | r_s -> r_o1, r_o -> r_o2 | |||||||||||||||||

54 | p. 128, second column, first paragraph | The key idea in this setup is that M_4 | The key idea in this setup is that M_6 | |||||||||||||||||

55 | p. 129, Table 5-5 | If k is the ratio W_2/W_6, the k values in the right column need to be inverted. The caption should say Figure 5-16. | ||||||||||||||||||

56 | p. 129 | The final circuit of Figure 5-15(b) | The final circuit of Figure 5-16(b) | |||||||||||||||||

57 | p. 131 | we know from Table 5-5 | we know from Table 5-6 | |||||||||||||||||

58 | p. 133, Figure 5.20 and 5.21 | M1 and M2 labels need to be interchanged | ||||||||||||||||||

59 | p. 134, footnote | source node of M2 | source node of M1 | |||||||||||||||||

60 | p. 138, first column, second paragraph | if the threshold voltage of M2 in Figure 5-25 | if the threshold voltage of M2 in figure 5-25(b) | |||||||||||||||||

61 | p. 140, P5.7 | Verify that the intersect wiht line (ii) corresponds to the current level given in Eq. (5.34). | Verify graphically that the intersect with line (ii) corresponds to the current level given in Eq. (5.33). Assume the following parameters: m=4, W/L=25, R=2kOhm. Be sure to negelct channel-length modulation and backgate effect. | |||||||||||||||||

62 | p. 141, P5.11 | Missing information: Iref = 200uA, W/L = 50. | ||||||||||||||||||

63 | p. 141, P5.12 | Assume VDD=5V. | ||||||||||||||||||

64 | p. 141, P5.13 | VDS6=VDS7=VOV8 | VDS8=VDS7=VOV6 | |||||||||||||||||

65 | p. 147, figure Ex6-1B | CD dependent generator is drawn as a current source, should be a voltage source | ||||||||||||||||||

66 | p. 147, end of Example 6-1 | Note that the output resistance and transresistance of the CG-CD configuration are lower than the CG-CS configuration by g_m2 * r_o2 | Note that the output resistance and transresistance of the CG-CD configuration are lower than those of the CG-CS configuration by g_m2 * R_D2 | |||||||||||||||||

67 | p. 149, Example 6-2 | C_d1 | C_x | |||||||||||||||||

68 | p. 150, Figure Ex6-3 | C_d1 | C_x | |||||||||||||||||

69 | p. 150, Figure Ex6-3 | A_v2' | A_v20' | |||||||||||||||||

70 | p. 150, Eq. 6.7 | C_d1 | C_x | |||||||||||||||||

71 | ||||||||||||||||||||

72 | p. 152, Eq. 6.12 | C_d2s | C_d2 | |||||||||||||||||

73 | p. 153, Example 6-4 | In the calculation of tau_xo, the numerator should be gm+gmb, not gm. | ||||||||||||||||||

74 | p. 154, end of first column | An expression for the second pole frequency was derived in Eq. (3.56) | An expression for the second pole frequency was derived in Eq. (3.59) | |||||||||||||||||

75 | p. 154, top of second column | g_m2/C_gg2 | g_m2/C_gs2 | |||||||||||||||||

76 | p. 157 | ...set via the replica device M2 | ...set via the replica device M2a | |||||||||||||||||

77 | p. 159, Eq. 6.21 | Missing R_D2 * C_gd2 term in tau_core | ||||||||||||||||||

78 | p. 154, P6.3 and P6.4 | RL should be AC coupled with a large capacitance so that it does not affect the DC bias point of the circuit. | ||||||||||||||||||

79 | p. 164, P6.5 | You are given the voltage amplifier shown in Figure P6-5 with (W/L)1 = 20 and (W/L)3 = 50. In this problem we will assume (for simplicity) that all backgates are shorted to their respective source terminals. Neglect channel-length modulation. | You are given the voltage amplifier shown in Figure P6-5 with (W/L)1 = 20, (W/L)3 = 50, and all channel legths are equal to 1um. In this problem we will assume (for simplicity) that all backgates are shorted to their respective source terminals. Neglect channel-length modulation unless otherwsie stated. | |||||||||||||||||

80 | p. 164, P6.5 | (d) Draw a two-port model of this CS-CD stage and calculate the parameters. | (d) Draw a two-port model of this CS-CD stage and calculate the parameters. Include the effect of channel-length modulation for M1 and M2. | |||||||||||||||||

81 | p. 166, P6.12 | W/L=4 | W/L=40 | Also: assume that W3 has the same width as all other transistors. | ||||||||||||||||

82 | ||||||||||||||||||||

83 | ||||||||||||||||||||

84 | ||||||||||||||||||||

85 | ||||||||||||||||||||

86 | ||||||||||||||||||||

87 | ||||||||||||||||||||

88 | ||||||||||||||||||||

89 | ||||||||||||||||||||

90 | ||||||||||||||||||||

91 | ||||||||||||||||||||

92 |