VGA Capture: Test Points & Test Suite
 Share
The version of the browser you are using is no longer supported. Please upgrade to a supported browser.Dismiss

View only
 
ABCDEFGHIJKLMNOPQRSTUVWXYZAA
1
Test NoTestTest DescriptionObservations
Result or Conclusion
Commit
2
1DATACK Clock Test
Use DATACK to drive all FPGA Logic including DVI Encoder. Generate own test pattern using same clock. Ignore HSOUT and VSOUT. I2C File: i2ctest_v02_vsync_filter_en.py
3
2DATACK Clock Test 2
Use DATACK to drive all FPGA Logic including DVI Encoder. Generate own test pattern using same clock. DONT ignore HSOUT and VSOUT. Use them to generate HSYNC and VSYNC. I2C File: i2ctest_v02_vsync_filter_en.py
4
2.1DATACK Clock Test 2.1Use i2ctest_v02.py instead
5
2.2DATACK Clock Test 2.2Use: i2ctest_v02_vsync_filter_en.py
6
3
7
8
4Delayer
HSOUT and VSOUT were incorrectly delayed, wrote a new delayer.vhd for delaying
No effect. Seems same output to me
Delay only shifts image to left
fcbd9e6b56
9
5Try Register 0x20
Try different combinations of value for register 0x20. Tried 0x03, 0x05, 0x07
No effect on flickering.
Flickering Seems independent of register 0x20
10
6Try Register 0x1ENo NeedNo NeedNo Need
11
7Try Register 0x1DIngore temporarily
12
8Try Register 0x1B
Test the auto-offset update frequency, 192clamps or 3VSYNC
Chaning to 3VSYNCs removes the flickering. To 192 clamps starts flickering
Flickering dependent on this register
13
8.1
Try disabling auto-offset in register 0x1B
Colors almost changes...and during another cycle no color displayed.
Auto-Offset is necessary!
14
8.2
Try setting offset values to full 0xff each register
Colors now look fine. But same sligh flickering present.
Hence Auto-Offset is not responsible for remaining flickerings
15
9Try disabling autogain in Reg 0x3C
No noticeable change to output
Reg 0x3C not responsible for remaining flickering
16
10Now try HSYNC and VSYNC filters
Now, since cause of flickering is determined, try enabling HSYNC filters and VSYNC filters. ie, set 0x20 to 0x07 and 0x
17
18
11
Except DCM_CLKGEN which is comes without any phase relationship, every other methods, like DCM_SP and PLL with all comibation of low-jitter, feedback etc failed. This points to issuw with clock.
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
Combined HSYNC, VSYNC and DATACK of PC is not stable compared to my FPGA.
This means same test patter code running with PC's input is flickering but very very less flickering with my Saturn's input. This means check AD9984A's settings. In the meantime use the Saturn.
6e869ad74c
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
Loading...