FPGA Design Flow using Xilinx Vivado Design Suite on Zynq-7000 SoC Kit
April , 2016
Ex: Assistant Professor, Lecturer, HoD , TRF etc.
College & University
Pls mention the full name of your college & university affiliated to
Mobile number preferred
Number of years of teaching experience
Pls choose the appropriate option
Less than 2 Years
Less than 5 years
More than 5 years
How did you learn about this program
Please choose among the options. This is for our internal reference.
Email / Website
Social Media (Twitter/Facebook)
DD - "Principal, ACET"
Never submit passwords through Google Forms.
This content is neither created nor endorsed by Google.
Terms of Service