Research Assistant/ Hardware Design Engineer (Verilog) (Fresh as well as Experienced)

Overview:
This is an opportunity for being part a of highly skilled FPGA team, working on the design and development of the state of the art solutions for image processing and Computer Vision applications.

Successful candidate will be involved in all aspects of designing, development and testing phases of a FPGA design cycle.Experience in Verilog Coding for FPGA/ASICs is required. 2 Years experience in relevant field. Fresh candidates can also apply.
----------------------------------------------------------------------------------------------
Openings: Two(2)
----------------------------------------------------------------------------------------------
Required Skills / Qualifications:
• Verilog and System Verilog experience.
• Experience with FPGAs, having worked on a complete design cycle, from RTL to functional as well synthesis level simulation.
• Good working knowledge of Computer Architecture
• Experience with Xilinx ISE Project Navigator and EDK.
• Understanding of PCB board level hardware.
• Knowledge of Image Processing in Hardware will be a BIG plus.
Experience:
2 years experience required in relevant field. Fresh Candidates can also apply.
----------------------------------------------------------------------------------------------
For more information related to project :
http://vispro.seecs.nust.edu.pk/home/project_updates
----------------------------------------------------------------------------------------------

    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question
    This is a required question