Educational Session 2 - What You Need to Know to Design Effectively in 10 nm and Beyond - April 14, 8:30 am - 4:30 pm
ES2-1 IC Design after Moore's Law (Greg Yeric)
Presentation Quality
Best
Technical Quality
Best
Comments:
ES2-2 Nanoscale CMOS Implications on Analog/Mixed-Signal Design (Alvin Loke)
Presentation Quality
Best
Technical Quality
Best
Comments:
ES2-3 Developing Analog Circuit Generators using the Berkeley Analog Generator Framework (Eric Chang)
Presentation Quality
Best
Technical Quality
Best
Comments:
ES2-4 ESD Challenging in 10nm and Beyond (Shih-Hung Chen)
Presentation Quality
Best
Technical Quality
Best
Comments:
Submit
Never submit passwords through Google Forms.
This form was created inside of IEEE. - Terms of Service