

SCHOOL OF ENGINEERING & TECHNOLOGY

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Bachelor of Computer Application Course File (Theory)

Course Code: CSE11411

Course Coordinator: Mr. Dipanjan Banerjee



THEORY COURSE FILE CONTENTS

Check list Course Outcomes Attainment

CHECK HS	t Course Outcomes Attainment		Data - C	Ci arri e t
S. No.	Contents	Available (Y/N/NA)	Date of Submission	Signature of HOD
1.	Authenticated Syllabus Copy	Y		
2.	Individual Time Table	Y		
3.	Students' Name List (Approved Copy)	Y		
4.	Course Plan, PO, PSO, COs, CO-PO Mapping, COA Plan, Session Plan and Periodic Monitoring	Y		
5.	Previous Year End Semester Question Papers	Y		
6.	Question Bank (All Units - Part A, Part B & C)	Y		
7.	Dissemination of Syllabus and Course Plan to Students	Y		
8.	Lecture Notes - Unit I, II & III	Y		
9.	Sample Documents and Evaluation Sheet for Internal Assessment – Tutorials / Assignments / Class Test / Open Book Test / Quiz / Project / Seminar / Role Play if any (Before Mid Term)	N		
10.	Mid Term Examination	Y		
	 A. Question Paper / Any Other Assessment Tools Used B. Sample Answer Scripts (Best, Average, Poor) if required C. Evaluation Sheet D. Slow Learners List and Remedial Measures 			
11.	Lecture Notes – Unit IV & V	Y		
12.	Sample Documents and Evaluation Sheet for Internal Assessment – Tutorials / Assignments / Class Test / Open Book Test / Quiz / Project / Seminar / Role Play if any (After Mid Term)	N		
13.	Course End Survey (Indirect Assessment) & Consolidation	Y		
14.	 End Term Examination A. Question Paper & Answer Key B. Sample Answer Scripts (Best, Average, Poor) if required C. Evaluation Sheet D. Slow Learners List and Remedial Measures. 	Y		
15.	Content Beyond the Syllabus (Proof)	NA		
16.	Innovative Teaching Tools Used for TLP	N		
17.	Details of Visiting Faculty Session / Industry Expert / Guest Lecture / Seminar / Field Visit / Webinars /	NA		



	Flipped Class Room /			
	Blended Learning / Online Resources etc.			
18.	Consolidated Mark Statement	Y		
19.	CO Attainment (Mid Term + Internal Assessment + End Term)	Y		
20.	Gap Analysis & Remedial Measures	Y	09.04.2021	
21.	21. CO - PO Attainment			
22.	Class Record (Faculty Logbook)	Y		

Signature of HOD/ Dean	Signature of Faculty
Date:	Date:



1. Name of the Faculty: Mr. Dipanjan Banerjee

2. Course Code: CSE11411

3. Course : Computer Organization And Architecture L: 3

4. Program : B.C.A T: 0

5. Target : 60 %

P: 0

C: 3

CSE11411	Computer Organization And	L	T	P	C
	Architecture				
Version 1.0	Contact Hour -45	3	0	0	3
Pre-requisites/Exposure	Basic computer Skills				
Co-requisites					

Course Objectives:

- To study the basic organization and architecture of digital computers (CPU, memory, I/O, software).
- To Discussions will include digital logic and micro-programming. Such knowledge leads to better understanding and utilization of digital computers, and can be used in the design and application of computer systems or as foundation for more advanced computer-related studies.

Course Outcomes:

On completion of this course, the students will be able to

- CO1. **Define** functional block of a computer and relate data representation.
- CO2. **Explain** and understand memory hierarchy design, memory access time formula, performance improvement techniques, and trade-offs.
- CO3. Illustrate pipelined execution, parallel processing and principles of scalable performances.
- CO4. **Analyse** the concepts of memory utilization in a computer system.
- CO5. **Define** the implementation of parallel processors and Analyse the synchronization techniques

Catalog Description:

The architecture of computer systems and associated software. Topics include addressing modes, interrupt systems, input/output systems, external memory systems, assemblers, loaders, multi-programming, performance evaluation, and data security.

Course Content:

Unit I:

12 lecture hours

Functional blocks of a computer: CPU, memory, input-output subsystems, control unit. Instruction set architecture of a CPU – registers, instruction execution cycle, RTL interpretation of instructions, addressing modes, instruction set. Case study – instruction sets of some common CPUs.



Data representation: signed number representation, fixed and floating-point representations, character representation. Computer arithmetic – integer addition and subtraction, ripple carry adder, carry look-ahead adder, etc. multiplication – shift-and-add, Booth multiplier, carry save multiplier, etc. Division restoring and non-restoring techniques, floating point arithmetic.

Unit II:

Introduction to x86 architecture.

CPU control unit design: hardwired and micro-programmed design approaches, Case study – design of a simple hypothetical CPU.

Memory system design: semiconductor memory technologies, memory organization.

Peripheral devices and their characteristics: Input-output subsystems, I/O device interface, I/O transfers – program controlled, interrupt driven and DMA, privileged and non-privileged instructions, software interrupts and exceptions. Programs and processes – role of interrupts in process state transitions, I/O device interfaces – SCII, USB

Unit III: 8 lecture hours

Pipelining: Basic concepts of pipelining, throughput and speedup, pipeline hazards.

Unit IV: 8 lecture hour

Memory organization: Memory interleaving, concept of hierarchical memory organization, cache memory, cache size vs. block size, mapping functions, replacement algorithms, write policies.

Unit V: 7 lecture hours

Parallel Processors: Introduction to parallel processors, parallel computer models, principles of scalable performances, multiprocessors and multicomputer, message passing mechanism, scalable & Multithreaded dataflow architecture, Concurrent access to memory and cache coherency and synchronization techniques, GPU Processors.

Text Books:

- 1 "Computer Organization and Design: The Hardware/Software Interface", 5th Edition by David A. Patterson and John L. Hennessy, Elsevier.
- 2 "Computer Organization and Embedded Systems", 6th Edition by Carl Hamacher, McGraw Hill Higher Education.

Reference Books:

- 1 "Computer Architecture and Organization", 3rd Edition by John P. Hayes, WCB/McGraw-Hill
- 2 "Computer Organization and Architecture: Designing for Performance", 10th Edition by William Stallings, Pearson Education.
- 3 "Computer System Design and Architecture", 2nd Edition by Vincent P. Heuring and Harry F. Jordan, Pearson Education



Modes of Evaluation: Quiz/Assignment/ presentation/ extempore/ Written Examination Examination Scheme:

Components	Internal Assessment	MTE	ETE
Weightage (%)	30	20	50

Relationship between the Course Outcomes (COs) and Program Outcomes (POs)

	Mapping between	en COs and POs
	Course Outcomes (COs)	Mapped Program Outcomes
CO1	Define functional block of a computer and relate data representation.	PO1,PO3,PO6,PO12,PSO1,PSO3
CO2	Explain and understand memory hierarchy design, memory access time formula, performance improvement techniques, and trade-offs.	PO1,PO2,PO3,PO6,PO12,PSO1,PSO3
CO3	Illustrate pipelined execution, parallel processing and principles of scalable performances.	PO1,PO3,PO6,PO11,PO12,PSO1,PSO3,PSO2
CO4	Analyse the concepts of memory utilization in a computer system	PO1,PO3,PO5,PO6,PO12,PO11,PSO3
CO5	Define the implementation of parallel processors and Analyze the synchronization techniques	PO1,PO3,PO11,PO6,PO12,PSO1,PSO3



		Co m pu tat io nal Kn ow led ge	Pr ob le m an aly sis	De sig n/ de vel op me nt of sol uti on s	Co nd uct in ve sti gat io ns of co m ple x pr ob le ms	M od er n to ol us ag e	Th e en gi ne er an d so cie ty	En vir on me nt an d su sta ina bil ity	Et hic s	In di vi du al or tea m wo rk	Co mm uni cati on	Pro ject ma nag em ent and fina nce	Lif e-lo ng Lea rni ng	To engage in professio nal develop ment and to pursue post graduate educatio n in the fields of Informat ion Technol ogy and Compute r Applicat ions.	To provide the students about computin g principle s and business practices in software solutions, outsourci ng services, public and private sectors.	Analy ze and synthe sis comp uting syste ms throug h quanti tative and qualit ative techniques.
Cou rse Cod e	Course Title	P O1	P O2	P O3	P O4	P O5	P O6	P O7	P O8	P O9	PO 10	PO 11	PO 12	PSO1	PSO2	PSO3
CSE 114 11	Comput er Organiz ation & Architec ture	3	2	3	-	2	3	-	-	-	-	-	3	3	2	3

1=weakly mapped

2= moderately mapped

3=strongly mapped

Faculty Individual Time Table

ADAMAS UNIVERSITY, KOLKATA	
SCHOOL OF ENGINEERING AND TECHNOLOGY	



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Programme: B.C.A

Course Code CSE11411 , Course Name: Computer Organization & Architecture Faculty Coordinator: Mr. Dipanjan Banerjee

Day & Time	09.30 - 10.25	10.30 - 11.25	11.30-12. 25	12.30-1.30	1.30-2. 25	2.30-3.2 5	3.30-4. 25	4.30-5. 25
Monday	<u>CoA</u>					CoA(T)		
Tuesday		<u>CoA</u>	-					
Wednesday				LUNCH				
Thursday		<u>CoA</u>						
Friday								

Signature of HOD	Signature of Class Coordinator
Date	Date:

Students Name List

Full Name	Registration Number	Roll Number
DEBOJYOTI SAHA	AU/2020/0004253	UG/02/BCA/2020/001
AZMAT ALI	AU/2020/0004290	UG/02/BCA/2020/002
SATYAJIT GHOSH	AU/2020/0004448	UG/02/BCA/2020/003
DEBDYUTI DAS	AU/2020/0004449	UG/02/BCA/2020/004



SAYANTAN JANA	AU/2020/0004453	UG/02/BCA/2020/005
SANJUKTA JANA	AU/2020/0004457	UG/02/BCA/2020/006
AYAN RAHAMAN	AU/2020/0004458	UG/02/BCA/2020/007
SUSOVON NANDY	AU/2020/0004461	UG/02/BCA/2020/008
ANWESHA PRAMANIK	AU/2020/0004483	UG/02/BCA/2020/011
Anthony Prakash Rozario	AU/2020/0004498	UG/02/BCA/2020/015
MOUSUMI DUTTA	AU/2020/0004501	UG/02/BCA/2020/016
Dhrubajyoti Dey	AU/2020/0004504	UG/02/BCA/2020/017
Pritam Hore	AU/2020/0004507	UG/02/BCA/2020/018
Aratrika Bose	AU/2020/0004509	UG/02/BCA/2020/019
Tithi Paul	AU/2020/0004510	UG/02/BCA/2020/020
Arpan Mondal	AU/2020/0004513	UG/02/BCA/2020/021
Parichoy nandi	AU/2020/0004514	UG/02/BCA/2020/022
Aditya Jaman	AU/2020/0004515	UG/02/BCA/2020/023
Aparesh Muhuri	AU/2020/0004517	UG/02/BCA/2020/024
Kosturi Mondal	AU/2020/0004520	UG/02/BCA/2020/025
Aritra Das	AU/2020/0004522	UG/02/BCA/2020/026
RISHI BARUA	AU/2020/0004525	UG/02/BCA/2020/027
Neelash Saha	AU/2020/0004526	UG/02/BCA/2020/028
Bittaswer Ghosh	AU/2020/0004533	UG/02/BCA/2020/029



SUNEET CHOUDHARY	AU/2020/0004535	UG/02/BCA/2020/030				
Abhishek Tarafdar	AU/2020/0004543	UG/02/BCA/2020/031				
Ayon Chakraborty	AU/2020/0004547	UG/02/BCA/2020/032				
JYOTISHKA DE	AU/2020/0004552	UG/02/BCA/2020/033				
Asmat Sk	AU/2020/0004564	UG/02/BCA/2020/034				
Nikhil Kumar Sah	AU/2020/0004575	UG/02/BCA/2020/035				
Suprita Nandy	AU/2020/0004582	UG/02/BCA/2020/036				
Oliva Dutta	AU/2020/0005526	UG/02/BCA/2020/037				
Somnath Gayen	AU/2020/0004505	UG/02/BCABFSI/2020/001				
BARUN RAJBHAR	AU/2020/0004598	UG/02/BCABFSI/2020/002				
RAKIBUL ISLAM	AU/2020/0004605	UG/02/BCABFSI/2020/003				
Swapnil Mitra	AU/2020/0004492	UG/02/BCABFSI/2020/004				
SWARNAMOY GHOSH	AU/2020/0004482	UG/02/BCABFSI/2020/005				
Susmit Shaw	AU/2020/0004493	UG/02/BCAGA/2020/001				
Arka Mitra	AU/2020/0004500	UG/02/BCAGA/2020/002				
Sourav Mondal	AU/2020/0004524	UG/02/BCAGA/2020/003				
Ranita Bagchi	AU/2020/0004539	UG/02/BCAGA/2020/004				
SUBHAJIT SIRCAR	AU/2020/0004568	UG/02/BCAGA/2020/005				
Abhishek Mondal	AU/2020/0004497	UG/02/BCAGA/2020/006				
Hritankar Das	AU/2020/0004478	UG/02/BCAGA/2020/007				



Suman Ghosh	AU/2020/0004496	UG/02/BCAGA/2020/008

Signature of HOD/Dean	Signature of Class Coordinator
oignature of mob/beam	Digitature of Glass Goot amato

Date: Date:

COURSE PLAN



Target	60% (marks)
Level-1	50% (population)
Level-2	60% (population)
Level-3	70% (population)

6. Method of Evaluation

UG	PG
Internal Assessment (30%)	Internal Assessment (30%)
(Quizzes/Tests, Assignments & Seminars etc.)	(Quizzes/Tests, Assignments & Seminars etc.)
Mid Semester Examination (20%)	Mid Semester Examination (20%)
End Semester Examination (50%)	End Semester Examination (50%)

^{*}Keep as per Program (UG/PG)

7. Passing Criteria

Scale	PG	UG
Out of 10 Point Scale	CGPA – "5.00" Min. Individual Course Grade – "C" Passing Minimum – 40	CGPA – "5.00" Min. Individual Course Grade – "C" Passing Minimum – 35

^{*}Keep as per Program (UG/PG)

8. Pedagogy

- Direct Instruction
- Kinesthetic Learning
- Flipped Classroom
- Differentiated Instruction

- Expeditionary Learning
- Inquiry Based Learning
- Game Based Learning
- Personalized Learning

9. Topics introduced for the first time in the program through this course

• (New Topics Related to this Course – Syllabus Revision if any/Content Beyond Syllabus)

10. References:

Text Books	Web Resources	Journals	Reference Books	
5	4	2	9	

Signature of HOD/Dean

Signature of Faculty

GUIDELINES TO STUDY THE SUBJECT

Instructions to Students:

- 1. Go through the 'Syllabus' in the LMS in order to find out the Reading List.
- 2. Get your schedule and try to pace your studies as close to the timeline as possible.
- 3. Get your on-line lecture notes (Content, videos) at <u>Lecture Notes</u> section. These are our lecture notes. Make sure you use them during this course.
- 4. check your LMS regularly.
- 5. go through study material



- 6. check mails and announcements on blackboard
- 7. keep updated with the posts, assignments and examinations which shall be conducted on the blackboard
- 8. Be regular, so that you do not suffer in any way
- 9. Cell Phones and other Electronic Communication Devices: Cell phones and other electronic communication devices (such as Blackberries/Laptops) are not permitted in classes during Tests or the Mid/Final Examination. Such devices MUST be turned off in the class room.
- 10. **E-Mail and online learning tool:** Each student in the class should have an e-mail id and a pass word to access the LMS system regularly. Regularly, important information Date of conducting class tests, guest lectures, via online learning tool. The best way to arrange meetings with us or ask specific questions is by email and prior appointment. All the assignments preferably should be uploaded on online learning tool. Various research papers/reference material will be mailed/uploaded on online learning platform time to time.
- 11. **Attendance:** Students are required to have minimum attendance of 75% in each subject. Students with less than said percentage shall NOT be allowed to appear in the end semester examination.

This much should be enough to get you organized and on your way to having a great semester! If you need us for anything, send your feedback through e-mail dipanjan.banerjee@adamasuniversity.ac.in Please use an appropriate subject line to indicate your message details.

There will no doubt be many more activities in the coming weeks. So, to keep up to date with all the latest developments, please keep visiting this website regularly.



RELATED OUTCOMES

${\bf 1.} \ \ \, {\bf The\ expected\ outcomes\ of\ the\ Program\ are:}$

P01	Engineering Knowledge: Apply the knowledge of mathematics, science, engineering Fundamentals, and an engineering specialization to the solution of complex engineering problems.
PO2	Problem Analysis: Identify, formulate, review research literature, and analyse complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
P03	Design/ Development of Solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
P04	Conduct Investigations of Complex Problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
P05	Modern Tool Usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
P06	The Engineer and Society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
P07	Environment and Sustainability: Understand the impact of professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
P08	Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
P09	Individual and Team Work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
PO10	Communication: Communicate effectively in complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
P011	Project Management and Finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and multidisciplinary environments.
P012	Life-Long Learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.



2. The expected outcomes of the Specific Program are: (up to 3)

PSO1	Engage in analysis and design of various power system components and their
	applications in the field of Electrical Engineering.
PSO2	Apply the domain knowledge of Electrical Engineering to solve problems for
	development of society, and/or pursue higher education and research.
PSO3	Engage in lifelong learning and adapt to changing professional and societal needs.

3. The expected outcomes of the Course are: (minimum 4 and maximum 6)

CO1	Define functional block of a computer and relate data representation.					
CO2	Explain and understand memory hierarchy design, memory access time formula, performance improvement techniques, and trade-offs.					
CO3	Illustrate pipelined execution, parallel processing and principles of scalable performances.					
CO4	Analyze the concepts of memory utilization in a computer system.					
CO5	Define the implementation of parallel processors and Analyse the synchronization techniques					

4. Co-Relationship Matrix

Indicate the relationships by 1- Slight (Low) 2- Moderate (Medium) 3-Substantial (High)

Program Outcome s Course Outcome s	P0 1	PO 2	P0 3	PO 4	PO 5	P0 6	PO 7	P0 8	P0 9	PO1 0	P01 1	PO1 2	PSO 1	PSO 2	PSO 3
CO1	3	2	-	-	-	-	-	-	-	-	-	-	-	-	-
CO2	-	3	2	-	-	-	-	-	-	-	-	-	3	-	-
CO3	-	2	-	-	-	3	-	-	-	-	-	-	3	-	-
CO4	2	-	3	-	-	3	-	-	-	-	-	-	-	-	-
CO5	2	-	2	-	-	3	-	-	-	-	-	3	-	-	-
Avera ge	2	2	2	-	-	3	-	-	-	-	-	3	3	-	-



5. Course Outcomes Assessment Plan (CA):

Course	Internal Ass (30 Ma		Mid Term Exam	End Term	Total (100 Marks)	
Outcomes	Before Mid Term	After Mid Term	(20 Marks)	Exam (50 Marks)		
CO1	7	NA	9	16	7	
CO2	8	NA	8	16	8	
CO3	5	4	7	16	5	
CO4	5	5	10	20	5	
CO5	NA	7	9	16	NA	
Total	14	16	20	50	100	

^{*} Internal Assessment – Tools Used: Tutorial, Assignment, Seminar, Class Test etc.



OVERVIEW OF COURSE PLAN OF COURSE COVERAGE

Course Activities:

S.			Planned			Actual		
3. N o.	Description	From	То	No. of Sessio n	From	то	No. of Sessio n	Remark s
1.	Functional blocks of a computer & Data Representati on	01/09/20 21	12/10/20 21	12	01/09/20	12/10/20 21	12	Complet ed As per Plan
2.	Instruction Set Architecture	15/10/20 21	24/12/20 21	17	15/10/20 21	24/12/20 21	17	Complet ed As per Plan
3.	Memory Organizatio n	04/01/20 22	25/02/20 22	12	04/01/20 22	25/02/20 22	12	Complet ed As per Plan
4.	Cache Coherence Policies	01/09/20 22	12/10/22	12	01/09/22	12/10/22	12	Complet ed As per Plan
5.	I/O Organizatio n	13/10/20 21	24/11/20 21	12	13/10/20 21	24/11/20 21	12	Complet ed As per Plan
6.	Instruction Pipeline	01/12/20 21	04/01/20 22	8	01/12/20 21	04/01/20 22	8	Complet ed As per Plan
7.	Revision & Doubt Clearing Classes	19/01/20 22	01/03/20 22	8	19/01/20 22	01/03/20 22	8	Complet ed As per Plan

Total No. of Instructional periods available for the course: 81 Sessions

Signature of HOD/Dean	Signature of Faculty
Date:	Date:



SESSION PLAN UNIT-I

		Session Plan				Actual Delivery	
Lect.	Date	Topics to be Covered	CO Mapped	Lect.	Date	Topics Covered	CO Achieved
1	03.09.2021	Basic Concept of Computer Organization & Architecture	CO1	1	03.09.2020	Basic Concept of Computer Organization & Architecture	CO1
2	07.09.2021	Basic Concept of CPU	CO1	2	07.09.2020	Basic Concept of CPU	CO1
3	10.09.2021	Basic Concept of Memory	CO1	3	10.09.2020	Basic Concept of Memory	CO1
4	14.09.2021	Input-Output Subsystems, Control Unit	CO1	4	14.09.2020	Input-Output Subsystems, Control Unit	CO1
5	17.09.2021	Instruction Set Architecture Of A CPU	CO1	5	17.09.2020	Instruction Set Architecture Of A CPU	CO1
6	21.09.2021	Addressing Modes	CO1	6	21.09.2020	Addressing Modes	CO1
7	24.09.2021	Instruction Set	CO1	7	24.09.2020	Instruction Set	CO1
8	28.09.2021	Data Representation	CO1	8	28.09.2020	Data Representation	CO1
9	01.10.2021	Floating Point And Character Representation	CO1	9	01.10.2020	Floating Point And Character Representation	CO1
10	05.10.2021	Computer Arithmetic	CO1	10	05.10.2020	Computer Arithmetic	CO1
11	08.10.2021	Booth Multiplier, Carry Save Multiplier, Division Algorithm	CO1	11	08.10.2020	Booth Multiplier, Carry Save Multiplier, Division Algorithm	CO1



I	12	12.10.2021	Floating Point Arithmetic.	CO1	12	12.10.2020	Floating	CO1
			-				Point Arithmetic.	

Remarks: Signature of Faculty

Date:



SESSION PLAN UNIT-II

		Session Plan				Actual Delivery	
Lect.	Date	Topics to be Covered	CO Mapped	Lect.	Date	Topics Covered	CO Achieved
1	15.10.2021	Introduction to x86 Architecture	CO 2	1	15.10.2020	Introduction to x86 Architecture	CO 2
2	19.10.2021	CPU Control Unit Design	CO 2	2	19.10.2020	CPU Control Unit Design	CO 2
3	29.10.2021	Hardwired And Micro-Programmed Design Approaches	CO 2	3	29.10.2020	Hardwired And Micro-Programmed Design Approaches	CO 2
4	02.11.2021	Simple Hypothetical CPU Design	CO 2	4	02.11.2020	Simple Hypothetical CPU Design	CO 2
5	05.11.2021	Memory System Design	CO 2	5	05.11.2020	Memory System Design	CO 2
6	09.11.2021	Semiconductor Technologies in Memory Design	CO 2	6	09.11.2020	Semiconductor Technologies in Memory Design	CO 2
7		Peripheral Devices And Their Characteristics	CO 2	7		Peripheral Devices And Their Characteristics	CO 2
8		Input-Output Subsystems	CO 2	8		Input-Output Subsystems	CO 2
9		I/O Device Interface	CO 2	9		I/O Device Interface	CO 2
10		I/O Transfers	CO 2	10		I/O Transfers	CO 2
11		Program Controlled, Interrupt Driven And DMA	CO 2	11		Program Controlled, Interrupt Driven And DMA	CO 2
12		Privileged And Non-Privileged Instruction	CO 2	12		Privileged And Non-Privileged Instruction	CO 2



13	Software Interrupts And Exceptions	CO 2	13	Software Interrupts And Exceptions	CO 2
14	Role Of Interrupts In Process State Transitions	CO 2	14	Role Of Interrupts In Process State Transitions	CO 2
15	I/O Device Interfaces	CO 2	15	I/O Device Interfaces	CO 2
16	SCII	CO 2	16	SCII	CO 2
17	USB	CO 2	17	USB	CO 2

Remarks:	Signature of Faculty
	Date:



SESSION PLAN UNIT-III

		Session Plan		Actual Delivery				
Lect.	Date	Topics to be Covered	CO Mapped	Lect.	Date	Topics to be Covered	CO Achieved	
1		Basic concept of Pipelining	CO3	1		Basic concept of Pipelining	CO3	
2		Basic Functional Units	CO3	2		Basic Functional Units	CO3	
3		Asynchronous Pipeline	CO3	3		Asynchronous Pipeline	CO3	
4		Synchronous Pipeline	CO3	4		Synchronous Pipeline	CO3	
5		Hazards	CO3	5		Hazards	CO3	
6		Data Hazards	CO3	6		Data Hazards	CO3	
7		Control Hazards	CO3	7		Control Hazards	CO3	
8		Structural Hazards	CO3	8		Structural Hazards	CO3	
9		Hazard Avoidance	CO3	9		Hazard Avoidance	CO3	
10		Branch Prediction	CO3	10		Branch Prediction	CO3	
11		Conditional Branch	CO3	11		Conditional Branch	CO3	
12		Cache Memory Involvements & Problems.	CO3	12		Cache Memory Involvements & Problems.	CO3	



Remarks: Signature of

Faculty

Date:

SESSION PLAN UNIT-IV

Sessio	Session Plan				Actual Delivery			
Lect.	Date	Topics to be Covered	CO Mapped	Lect.	Date	Topics to be Covered	CO Achieved	
1		Key Characteristics of a memory	CO4	1		Key Characteristics of a memory	CO4	
2		Memory Hierarchy	CO4	2		Memory Hierarchy	CO4	
3		Instruction & Data Storage	CO4	3		Instruction & Data Storage	CO4	
4		Static & Dynamic RAM Technologies	CO4	4		Static & Dynamic RAM Technologies	CO4	
5		Understand the Read & Write Performances	CO4	5		Understand the Read & Write Performances	CO4	
6		Virtual Memory Technology	CO4	6		Virtual Memory Technology	CO4	
7		TLB, Paging & Segmentation	CO4	7		TLB, Paging & Segmentation	CO4	
8		Cache Memory Organization	CO4	8		Cache Memory Organization	CO4	
9		Direct & Associative Mapping	CO4	9		Direct & Associative Mapping	CO4	
10		Set Associative Mapping	CO4	10		Set Associative Mapping	CO4	
11		Page Replacement Policies	CO4	11		Page Replacement Policies	CO4	
12		Cache Performance Issues	CO4	12		Cache Performance Issues	CO4	



13	Cache Coherence	CO4	13	Cache Coherence	CO4
14	Instruction & Data Cache	CO4	14	Instruction & Data Cache	CO4
15	Consequences for the Programmers	CO4	15	Consequences for the Programmers	CO4
16	Shared Memory Organization	CO4	16	Shared Memory Organization	CO4
17	Demand Paging	CO4	17	Demand Paging	CO4
18	Address Translation Scheme	CO4	18	Address Translation Scheme	CO4
19	Page Table storage & Paging Efficiency	CO4	19	Page Table storage & Paging Efficiency	CO4
20	Segmentation & Base of Virtual memory protection	CO4	20	Segmentation & Base of Virtual memory protection	CO4

Remarks: Signature of Faculty Date:



SESSION PLAN UNIT-V

	Session Plan				Actual Delivery				
Lect.	Date	Topics to be Covered	CO Mapped	Lect.	Date	Topics Covered	CO Achieved		
1		Introduction to parallel processors	CO5	1		Introduction to parallel processors	CO5		
2		Parallel computer models	CO5	2		Parallel computer models	CO5		
3		Principles of salable performances,	CO5	3		Principles of scalable performances,	CO5		
4		Multiprocessors	CO5	4		Multiprocessors	CO5		
5		Multi computer	CO5	5		Multicomputer	CO5		
6		Message passing mechanism	CO5	6		Message passing mechanism	CO5		
7		Scalable & Multithreaded dataflow architecture	CO5	7		Scalable & Multithreaded dataflow architecture	CO5		
8		Concurrent access to memory	CO5	8		Concurrent access to memory	CO5		
9		Cache coherency	CO5	9		Cache coherency	CO5		
10		Synchronization techniques & , GPU Processors	CO5	10		Synchronization techniques & , GPU Processors	CO5		

Remarks:	Signature of Faculty
	Date:



PERIODIC MONITORING

Actual date of completion and remarks, if any

Components		From	То	From	То
Duration (Mention from and to Dates)		01.09.2020	23.11.202 0	24.11.2020	28.02.2021
Percentage of	Syllabus covered	55	%	45	%
Lectures	Planned	1	45	46	81
Lectures	Taken	1	45	46	81
Tutorials	Planned			NA	
Tutoriais	Taken		1	NA	
	Planned	01.09.2020	28.11.202 0	24.11.2020	22.02.2021
Test/Quizzes/ Mid	Taken	01.09.2020	28.11.202 0	24.11.2020	22.02.2021
Semester/ End Semester	CO's Addressed	CO1, CO2, CO3	CO1, CO2, CO3	CO4, CO5	CO4, CO5
	CO's Achieved	CO1, CO2, CO3	CO1, CO2, CO3	CO4, CO5	CO4, CO5
	Planned	2	2	2	2
	Taken	2	2	2	2
Assignments	CO's Addressed	CO1, CO2, CO3	CO1, CO2, CO3	CO4, CO5	CO4, CO5
	CO's Achieved	CO1, CO2, CO3	CO1, CO2, CO3	CO4, CO5	CO4, CO5
Signature of Faculty					
Head of the Department					
ОВЕ С	oordinator				

Signature of HOD/ Dean	Signature of Faculty
Date	Date



$\frac{\textbf{PERIODIC MONITORING}}{\textbf{Attainment of the Course (Learning) Outcomes:}}$

Components	Attainment level	Action Plan	Remarks	
	CO1:			
	CO2:	1		
	CO3:	Submission Target		
Assignment	CO4:	1		
	CO5:	1		
	CO6:	1		
	CO1:	Conducted on		
	CO2:	Conducted on		
0.1.75	CO3:	Conducted on		
Quiz/Test etc.	CO4:			
	CO5:	Conducted on		
	CO6:	Conducted on		
	CO1:	Scheduled on		
	CO2:	Scheduled on		
Mid Compaten	CO3:			
Mid Semester	CO4:	Scheduled on		
	CO5:			
	CO6:			
	CO1:			
	CO2:			
End Semester	CO3:	Scheduled on		
Liid beillestei	CO4:			
	CO5:			
	CO6:			
	CO1:			
	CO2:	NA		
Any Other	CO3:			
	CO4:			
	CO5:			
	CO6:			

Signature of HOD/ Dean Date

Signature of Faculty Date



<u>Previous Year Question Papers - Set 1</u>

ADAMAS UNIVERSITY PURBUE EXCELLENCE	ADAMAS UNIVERSITY END SEMESTER EXAMINATION (Academic Session: 2020 – 21)			
Name of the Program:	MCA	Semester:	I	
Paper Title:	Computer Organization & Architecture	Paper Code:	ECS51143	
Maximum Marks:	50	Time Duration:	3 Hrs	
Total No. of Questions:	17	Total No of Pages:	3	
(Any other information for the student may be mentioned here)	 At top sheet, clearly mention Name, Univ. Roll No., Enrolment No., Paper Name & Code, Date of Exam. All parts of a Question should be answered consecutively. Each Answer should start from a fresh page. Assumptions made if any, should be stated clearly at the beginning of your answer. 			

	Group A		
1	Answer All the Questions (5 x 1 = 5) A source program is usually in a) Assembly language b) Machine level language	R	CO1
2	c) High-level language d) Natural language Which memory device is generally made of semiconductors? a) RAM b) Hard-disk c) Floppy disk d) Cd disk	R	CO2
3	The small extremely fast, RAM's are called as	R	CO3
4	The ALU makes use of to store the intermediate results. a) Accumulators b) Registers c) Heap d) Stack	R	CO4
5	The control unit controls other units by generating a) Control signals b) Timing signals c) Transfer signals Signals d) Command	R	CO5
	Group B		!
	Answer Allthe Questions (5 x 2 = 10)		1
6 a)	Let us assume that a complete execution of a program requires the execution of 100 machine language instruction. Some instructions may be executed more than once when they are inside loop, So we can assume that the average	AP	CO1



	no of basic steps needed to execute one basic instruction is 7, such that each and every basic step completes in 1 clock cycle. If a 10 Hz – processor is used then calculate time required by the		
	processor to execute the program.		
(1.)	(OR)		C01
6 b) 7 a)	What is Processor clock. Explain the role of each and every stage of a four stage general	R U	CO1 CO2
/ a)	pipeline.	· ·	CO2
	(OR)		
7 b)	What are the different types of hazards that can occur in a pipeline?	R	CO2
8 a)	What do you understand by byte addressability.	R	CO3
0.1.)	(OR)	T.T.	CO2
8 b) 9 a)	Discuss the basic functional units of a computer.	U	CO3 CO4
9 a)	Write the instruction sequences for push mechanism in Stack.		CO4
	(OR)		
9 b)	Write the instruction sequences for pop mechanism in Stack.	R	CO4
10 a)	Explain different formats of instructions with example.	U	CO5
	(OR)		
10 b)	What do you understand by effective address of an operand and explain how it is calculated.	R	CO5
	Group C		
	Answer All the Questions $(7 \times 5 = 35)$		
11 a)	Design an algorithm for division along with the flowchart.	An	CO1
	(OR)		l
11 b)	Represent each and every step for dividing 4 by 2 using division	An	CO1
	algorithm.		
12 a)	Generate the3-Address and 1-Address Instruction sequence for the	A	CO2
12 a)	Generate the s-Address and 1-Address instruction sequence for the $(a+b)$, $(c+5)\times d$	Ap	
	following expression $X = \frac{(a+b)}{4} + \frac{(c+5)\times d}{2}$		
10.1.)	(OR)	A D	CO2
12 b)	Generate the 2-Address and Zero address Instruction sequence for the following expression $X = \frac{\left(\frac{a}{2} + \frac{b}{e}\right)}{4} + \frac{\left(\frac{c}{3} + 5\right) \times d}{2}$	AP	CO2
	•		
13 a)	Explain the working principle of a synchronous bus for input operation with	U	CO3
	timing diagram.		
13 b)	What is an interupt and how it is processed	R	CO3
14 a)	Discuss with with diagram the working principle of a peripheral device	U	CO4
	(OR)		
14 b)	Discuss the process by which input is taken from a keyboard.	U	CO4
15 a)	What is Instruction Pipeline. What are the reasons for data	E	CO4
	hazard? Give a solution for data hazard.		
	A Pipelined processor has 4 stages, Fetch, Decode, Execute,		
	Write Back. Fetch, Decode and Write Back stage takes 1 clock		
	cycle for each and every instructions and for Execution stage it		
	depends on the Instruction. Addition and Subtraction		
	1		
	instruction takes 1 clock cycle and Multiplication Instruction		
	takes 3 clock cycles. The Instructions are		
	$I_1: ADDR_2R_1R_0$		



		I_3			: SUB R ₅	· =		
	Calculate the total number of clock cycles required to complete the execution of above Instruction sequence in-							
						ith data forwarding.		
				<u> </u>	(OR)	<i>8</i> .		
15 b)						with Fetch, Decode,	E	CO4
				_		ion sequence with layed below:		
		IF	ID	EX	WB			
	$\mathbf{I_1}$	2	1	1	1			
	$\mathbf{I_2}$	1	3	2	2			
	I_3	1	1	1	3			
	I_4	1	2	2	2			
16 a)		ssing Inst Discuss	ructions in	every stag al Organiza	es.	the mechanism of e bit cells in a	An	CO5
		incinor y	Chip with	diagrain.	(OR)			
16 b)	State th	e working	principle of a	CMOS Stat		1	C	CO5
17 a)		The size of the physical address space of a processor is 2 ^P bytes. The word					E	CO5
	length is 2^{W} bytes. The capacity of cache memory is 2^{N} bytes. The size of							
			s 2 ^M words. I			tive cache memory, ld.		
	•				(OR)			
17 b)	A computer has a 256 KB, 4-way set associative, write back data cache with block size of 32 bytes. The processor sends 32 bit					E	CO5	
	addresses to the cache controller. Each cache tag directory entry							
	contains in addition to address tag, 2 valid bits, 1 modified bit							
	and 1 replacement bit. What do you mean by 4-way set							
	associative cache(with diagram)? Calculate the number of bits in							
						cache memory		
	and th	e size of	the cache ta	ag director	y.			

<u>Previous Year Question Papers - Set 2</u>



ADAMAS UNIVERSITY PURSUE EXCELLENCE	ADAMAS UNIVERSITY END SEMESTER EXAMINATION (Academic Session: 2020 – 21)				
Name of the Program:	MCA	Semester:	I		
Paper Title:	Computer Organization & Architecture	Paper Code:	ECS51143		
Maximum Marks:	50	Time Duration:	3 Hrs		
Total No. of Questions:	17	Total No of Pages:	3		
(Any other information for the student may be mentioned here)	 At top sheet, clearly mention Name, Univ. Roll No., Enrolment No., Paper Name & Code, Date of Exam. All parts of a Question should be answered consecutively. Each Answer should start from a fresh page. Assumptions made if any, should be stated clearly at the beginning of your answer. 				

	Group A Answer All the Questions $(5 \times 1 = 5)$		
1	What does RTN stands for a) Register Transfer Notation b) Register Transmission Notation c) Regular Transmission Notation d) Regular Transfer Notation	R	CO1
2	Name the two phases of executing an instruction are a) Instruction decoding and storage b) Instruction fetch and instruction execution c) Instruction execution and storage d) Instruction fetch and Instruction processing	R	CO2
3	Show the RTN of the instruction, Add R1,R2,R3 a) $R3 = R1 + R2 + R3$ b) $R3 \leftarrow [R1] + [R2] + [R3]$. c) $R3 = [R1] + [R2]$. d) $R3 \leftarrow [R1] + [R2]$.	R	CO3
4	Which is the smallest entity of memory is called a) Cell b) Block c) Instance d) Unit	R	CO4
5	The instruction, Add #45,R1 does a) Adds the value of 45 to the address of R1 and stores 45 in that address b) Adds 45 to the value of R1 and stores it in R1	R	CO5



	c) Finds the memory location 45 and adds		
	that content to that of R1 d) None of the mentioned		
	d) None of the mentioned		
	Course P		
	Group B Answer All the Questions $(5 \times 2 = 10)$		
6 a)	What is Programmed I/O and Memory Mapped I/O?	R	CO1
	(OR)	-	
6 b)	Explain the properties of memory hierarchy.	U	CO1
7 a)	What do you mean by Bus Cycle?	R	CO2
	(OR)		
7 b)	What is Instruction Pipeline and what is its necessity.	R	CO2
8 a)	State the main difference between computer organization & architecture.	U	CO3
0.1.)	(OR)		
8 b) 9 a)	State the overflow conditions for signed magnitude arithmetic operations What do you mean by subroutine?	Analyze R	CO3
9 a)	what do you mean by subjoutine?	K	CO4
	(OR)		
9 b)	What do you mean by branching?	R	CO4
10 a)	What is locality of reference	R	CO5
10 b)	(OR) Construct the 2-Address &1-Address m/c instruction sequences for	App	CO5
10 0)	the following expression: $X = \frac{(A+B)(4+7)}{\frac{C+D}{5}}$	търр	cos
	Group C		
11 a)	Answer All the Questions (7 x 5 = 35)	С	CO1
11 a)	Discuss address assignment scheme. State five differences		COI
	between computer organization and computer architecture (OR)		
11 b)	Explain Indirect and Indexed Addressing modes and its necessity	U	CO1
- /	with example.		
12 a)	Explain with diagram the working principle of Static-RAM &	U	CO2
,	Dynamic-RAM cells.		
	(OR)	Į.	
12 b)	The size of the physical address space of a processor is 2 ^P bytes. The word	Analyze	CO2
	length is 2 ^W bytes. The capacity of cache memory is 2 ^N bytes. The size of		
	each cache block is 2 ^M words. For a K-way set-associative cache memory,		
	what will be the length (in number of bits) of the tag field		
13 a)	State Booth's Algorithm for 2's complement multiplication along	C	CO3
,	with the flowchart.		
13 b)	(OR) Recomend each and every step for multiplying 6 and (-6) using	E	CO3
,		_ [
	booths multiplication algorithm		
14 a)	Calculate the hit ratio and miss ratio of a computer with a direct	E	CO4
	1		
	mapped cache with 8 cache blocks (0-7). If the memory block		



3, 5, 2, 8, 0, 6, 3, 9, 16, 20, 17, 25,		
18, 30, 24, 2, 63, 5, 82, 17, 24		
Which of the following memory blocks will not be in the cache at the end of the sequence? What is conflict miss. State with diagram how a ROM cell stores information		
(OR)		
What do you understand by a fully associative cache explain with diagram. Calculate the hit ratio and miss ratio for LRU and FIFO replacement policy implemented on a fully associative cache with 8 cache blocks (0-7). The memory block requests are in the order-	E	CO4
4, 3, 25, 8, 19, 6, 25, 8, 16, 35, 45, 22, 8, 3, 16, 25, 7		
If LRU replacement policy is used, which cache block will have memory block 7?		
Discuss briefly the Indirect addressing mode and its importance.	U	CO4
(OR)		
Discuss briefly the Indexed addressing mode and its importance.	U	CO4
What is an Interrupt. Explain briefly with flowchart how interrupt is processed.	U	CO5
(OR)		
State the necessity of an I/O module with diagram.	Ana	CO5
Explain how data transfer takes place using Handshaking Protocol	U	CO5
for Input and Output operation for asynchronous bus with the help of		
timing diagram.		
(OR)		
State the working principle of a DMA Controller.	E	CO5
	Which of the following memory blocks will not be in the cache at the end of the sequence? What is conflict miss. State with diagram how a ROM cell stores information (OR) What do you understand by a fully associative cache explain with diagram. Calculate the hit ratio and miss ratio for LRU and FIFO replacement policy implemented on a fully associative cache with 8 cache blocks (0-7). The memory block requests are in the order- 4, 3, 25, 8, 19, 6, 25, 8, 16, 35, 45, 22, 8, 3, 16, 25, 7 If LRU replacement policy is used, which cache block will have memory block 7? Discuss briefly the Indirect addressing mode and its importance. (OR) Discuss briefly the Indexed addressing mode and its importance. What is an Interrupt. Explain briefly with flowchart how interrupt is processed. (OR) State the necessity of an I/O module with diagram. Explain how data transfer takes place using Handshaking Protocol for Input and Output operation for asynchronous bus with the help of timing diagram.	Which of the following memory blocks will not be in the cache at the end of the sequence? What is conflict miss. State with diagram how a ROM cell stores information (OR) What do you understand by a fully associative cache explain with diagram. Calculate the hit ratio and miss ratio for LRU and FIFO replacement policy implemented on a fully associative cache with 8 cache blocks (0-7). The memory block requests are in the order- 4, 3, 25, 8, 19, 6, 25, 8, 16, 35, 45, 22, 8, 3, 16, 25, 7 If LRU replacement policy is used, which cache block will have memory block 7? Discuss briefly the Indirect addressing mode and its importance. (OR) Discuss briefly the Indexed addressing mode and its importance. U What is an Interrupt. Explain briefly with flowchart how interrupt is processed. (OR) State the necessity of an I/O module with diagram. Explain how data transfer takes place using Handshaking Protocol for Input and Output operation for asynchronous bus with the help of timing diagram. (OR)