

Matière : Systèmes sur puces SoC

Compte rendu de TP1

Travail réalisé par :

Mokhles El Benna

Table des matières


<i>I. Objectif de TP :</i>	<i>3</i>
<i>II. Manipulation :</i>	<i>3</i>
<i>1. Création de projet :</i>	<i>3</i>
<i>2. Création d'un nouvel Block Design :</i>	<i>6</i>
<i>3. Ajout des blocs Zynq IP & GPIO :</i>	<i>8</i>
<i>4. Résultat final :</i>	<i>12</i>


I. Objectif de TP :

Ce TP est un tutoriel dédié à la familiarisation avec les outils et le flot de conception d'Xilinx en utilisant l'environnement Vivado et SDK.

II. Manipulation :

1. Création de projet :





New Project


Project Name
Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location: ...

☒ Create project subdirectory

Project will be created at: C:/Users/DELL/TP1 Soc Mokhles



New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
 You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☐ Do not specify sources at this time

☐ **Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time

☐ **I/O Planning Project**
 Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
 Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
 Create a new Vivado project from a predefined template.

 New Project
 ✕

Add Sources

Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

+

—

↑

↓

Press the + button to Add Files, Add Directories or Create File

☐ Scan and add RTL include files into project
☐ Copy sources into project
☒ Add sources from subdirectories
 Target language: Verilog Simulator language: Mixed

< Back
Next >
Finish
Cancel

 New Project
 ✕

Default Part

Choose a default Xilinx part or board for your project. This can be changed later.

Select:

 Parts
 Boards

Filter

Vendor: All


Display Name: All

Board Rev: Latest


Reset All Filters



Search: Q- Zybo (3 matches)

Display Name	Vendor	Board Rev	Part	I/O Pin Count	File Version	Avail IOBs
 Zybo Z7-10	digilentinc.com	B.2	 xc7z010dg400-1	400	1.0	100
 Zybo Z7-20	digilentinc.com	B.2	 xc7z020dg400-1	400	1.0	125
 Zybo	digilentinc.com	B.4	 xc7z010dg400-1	400	2.0	100






2. Création d'un nouvel Block Design :










3. Ajout des blocs Zynq IP & GPIO :











4. Résultat final :

