

Frank Vahid Publications

Textbooks

[zyBooks on C++, C, Java, Digital Design, Quantitative Reasoning, Statistics, Computer Organization, Coral, Technical Communication, others.](#)

(2012-2023) Highly-interactive learning material written natively for the web, replacing textbooks and homework systems. Use animation, learning questions, tools, and some text; shown to improve student learning outcomes, participation, and motivation. Used by 1000+ universities, 1,000,000+ students, and 3,000+ instructors to date. Supported by several NSF grants and Google.

[Digital Design](#) By Frank Vahid, John Wiley and Sons publishers, 2nd ed, 2011. Emphasizes RTL design, optimization/tradeoffs at multiple levels of abstraction, and practical applications; includes extensive examples and explains concepts intuitively and constructively for students. Used in dozens of universities including Univ of Michigan, Texas A&M, Notre Dame, Princeton, UC Irvine, Univ of Arizona, and more. Additional books, which may accompany Digital Design or be used standalone, are "VHDL for Digital Design" and "Verilog for Digital Design". See <http://www.ddvahid.com> for info on all three books, sample slides, online tools, etc.

[Programming Embedded Systems: An Introduction to Time-Oriented Programming](#) By Frank Vahid and Tony Givargis, published by UniWorld Publishing, (c) 2011. Teaches disciplined embedded programming involving behavior capture using a synchronous state machine computation model to appropriately deal with time-ordered and time-interval behavior common in embedded applications, and structured implementation of the model in C code on a microcontroller. Includes creating a task scheduler for multiple tasks, as well as bit-level manipulation, introduction to control systems and signal processing, and targeting FPGAs via an HDL.

[Embedded System Design -- A Unified Hardware/Software Introduction](#) By Frank Vahid and Tony Givargis, published by J. Wiley and Sons, (c) 2002. Emphasizes top-down design involving tradeoffs between programmable processor and custom digital processors. Describes various memory technologies and approaches to interfacing. Includes a digital camera design

example.

[*Specification and Design of Embedded Systems*](#) By Dan Gajski, Frank Vahid, Sanjiv Narayan, and Jie Gong, published by Prentice Hall, 1994. *Possibly the first book title on embedded systems.*

Journal and Conference Papers

- F. Vahid and A. Pang. Experiences Teaching a CS1 Common Course across 7 Institutions. SIGCSE 2024 (to appear March 2024).
- F. Vahid, A. Pang, B. Denzler. Towards Comprehensive Metrics for Programming Cheat Detection. SIGCSE 2024 (to appear March 2024).
- F. Vahid. CS1 Instructors: Flexibility in Content Approaches is Justified, and can Enable More Cross-University Cooperation. SIGCSE 2024 (to appear March 2024).
- A. Pang and F. Vahid. **Variability-Inducing Requirements for Programs: Increasing Solution Variability for Similarity Checking.** ITICSE 2023. doi: 10.1145/3587102.3588855 [conference paper](#)
- C. Gordon, S. Zhao, F. Vahid. **Ultra-Lightweight Early Prediction of At-Risk Students in CS1.** SIGCSE 2023. doi: 10.1145/3545945.3569764 [conference paper](#)
- F. Vahid, K. Downey, L. Areizaga, A. Pang. **Experiences Teaching Coral Before C++ in CS1.** SIGCSE 2023. doi: 10.1145/3545945.3569732 [conference paper](#)
- F. Vahid, K. Downey, A. Pang, C. Gordon. **Impact of Several Low-Effort Cheating-Reduction Methods in a CS1 Class.** SIGCSE 2023. doi: 10.1145/3545945.3569731 [conference paper](#)
- Gordon, C.L., Lysecky, R. and Vahid, F., 2022. **Less Is More: Students Skim Lengthy Online Textbooks.** *IEEE Transactions on Education.* doi: 10.1109/TE.2022.3199651. [paper link](#)
- Gordon, C., Lysecky, R. and Vahid, F., 2022, August. **Programming learners struggle as much in Python as in C++ or Java.** In *2022 ASEE Annual Conference & Exposition.* [paper](#)
- Gordon, C., Vahid, F. and Lysecky, R., 2022, August. **Understanding and Promoting Earnest Completion in Online Textbooks.** In *2022 ASEE Annual Conference & Exposition.* [paper](#)

- Vahid, F. and May, D., 2022, August. **Auto-Awarding Points for Incremental Development in Programming Courses**. In *2022 ASEE Annual Conference & Exposition*. [paper](#)
- Vahid, F., Zhao, S. and Allen, J., 2022, August. **Automated Zoom Chat Analysis Including Chat-Based Polls for an Online Introductory Programming Course**. In *2022 ASEE Annual Conference & Exposition*. *Best paper award*. [paper](#)
- Vahid, F., Givargis, T. and Miller, B., 2022, August. **RIOS: A Task Scheduler in Source Code for Teaching and Implementing Concurrent or Real-Time Software**. In *2022 ASEE Annual Conference & Exposition*. [paper](#)
- Alzahrani, N. and Vahid, F., 2022, August. **Detecting Possible Cheating In Programming Courses Using Drastic Code Change**. In *2022 ASEE Annual Conference & Exposition*. [paper](#)
- Kelly, J., Edgcomb, A., Bruno, J., Gordon, C. and Vahid, F., 2022. **Theory to Practice: Reducing Student Attrition in Online Undergraduate Math**. *International Journal of Research in Education and Science*, 8(2), pp.187-206. <https://doi.org/10.46328/ijres.2622> [paper](#)
- Gordon, C., Lysecky, R. and Vahid, F., 2021, October. **The shift from static college textbooks to customizable content: A case study at zyBooks**. In *2021 IEEE Frontiers in Education Conference (FIE)* (pp. 1-7). IEEE. doi: 10.1109/FIE49875.2021.9637289. [paper link](#)
- Vahid, F., Lysecky, R., Miller, B.A. and Vanderbeek, L., 2021, July. **Coding Trails: Concise Representations of Student Behavior on Programming Tasks**. In *2021 ASEE Virtual Annual Conference Content Access*. doi: 10.18260/1-2--36802. [paper](#)
- Alzahrani, N. and Vahid, F., 2021, July. **Common Logic Errors for Programming Learners: A Three-Decade Literature Survey**. In *2021 ASEE Virtual Annual Conference Content Access*. doi: 10.18260/1-2--36814. [paper](#)
- Alzahrani, N. and Vahid, F., 2021, July. **Progression highlighting for programming courses**. In *2021 ASEE Virtual Annual Conference Content Access*. [paper](#)
- Kazakou, E., Edgcomb, A.D., Rajasekhar, Y., Lysecky, R. and Vahid, F., 2021, July. **Randomized, Structured, Auto-graded Homework: Design Philosophy and Engineering Examples**. In *2021 ASEE Virtual Annual Conference Content Access*. [paper](#)
- Gordon, C.L., Lysecky, R. and Vahid, F., 2021, July. **The rise of program auto-grading in introductory cs courses: A case study of zylabs**. In *2021*

ASEE Virtual Annual Conference Content Access. [paper](#)

- Allen, J.M. and Vahid, F., 2021. **An analysis of using coral many small programs in CS1.** *Journal of Computing Sciences in Colleges*, 36(10), pp.9-16. [paper](#)
- Alzahrani, N. Vahid, F., 2021, March. **Progression Highlighting for Programming Courses.** *Journal of Computing Sciences in Colleges.* [paper](#)
- Allen, J.M. and Vahid, F., 2021, March. **Concise graphical representations of student effort on weekly many small programs.** In *Proceedings of the 52nd ACM Technical Symposium on Computer Science Education (SIGCSE)* (pp. 349-354). doi: 10.1145/3408877.3432551 [paper](#)
- Vahid, F., Givargis, T. and Lysecky, R., 2020. **A pattern recognition framework for embedded systems.** *Comput. Educ. J*, 11, pp.1-13. [paper](#)
- Vahid, F., Allen, J.M., Edgcomb, A.D. and Lysecky, R., 2020, July. **Using the free Coral language and simulator to simplify first-year programming courses.** In *2020 First-Year Engineering Experience.* [paper](#)
- Vahid, F. and Allen, J.M., 2020, July. **An online course for freshmen? The evolution of a successful online CS1 course.** In *2020 First-Year Engineering Experience.* [paper](#)
- McKinney, D., Edgcomb, A.D., Lysecky, R. and Vahid, F., 2020, June. **Improving pass rates by switching from a passive to an active learning textbook in cs0.** In *2020 ASEE Virtual Annual Conference Content Access.* [paper](#)
- Allen, J.M. and Vahid, F., 2020, June. **Experiences in Developing a Robust Popular Online CS1 Course for the Past Seven Years.** In *2020 ASEE Virtual Annual Conference Content Access.* doi: 10.18260/1-2--34629 [paper](#)
- Allen, J.M. and Vahid, F., 2020, June. **Analyzing Pivoting Among Weekly Many Small Programs in a CS1 Course.** In *2020 ASEE Virtual Annual Conference Content Access.* doi: 10.18260/1-2--34149 [paper](#)
- Allen, J.M. and Vahid, F., 2020, June. **Teaching Coral before C++ in a CS1 Course.** In *2020 ASEE Virtual Annual Conference Content Access.* doi: 10.18260/1-2--35273 [paper](#)
- Edgcomb, A.D., Vahid, F. and Lysecky, R., 2019, June. **Coral: An ultra-simple language for learning to program.** In *2019 ASEE Annual Conference & Exposition.* doi: 10.18260/1-2--32550 [paper](#)
- Allen, J.M., Vahid, F., Downey, K., Miller, K. and Edgcomb, A.D., 2019, June. **Many Small Programs in CS1: Usage Analysis from Multiple Universities.** In *2019 ASEE Annual Conference & Exposition.* doi: 10.18260/1-2--33084 [paper](#)

- Sambamurthy, N., Edgcomb, A.D. and Vahid, F., 2019, June. **Animations for Learning: Design Philosophy and Student Usage in Interactive Textbooks.** In *2019 ASEE Annual Conference & Exposition*. doi: 10.18260/1-2--32095 [paper](#)
- Rajasekhar, Y., Edgcomb, A.D. and Vahid, F., 2019, June. **Student Usage of Digital Design Interactive Learning Tools in an Online Textbook.** In *2019 ASEE Annual Conference & Exposition*. [paper](#)
- N. Alzahrani, F. Vahid, A. Edgcomb. **Manual Analysis of Homework Coding Errors for Improved Teaching and Help.** ASEE Annual Conference, 2019. doi: 10.18260/1-2--33303 [paper](#)
- Allen, J.M., Vahid, F., Edgcomb, A., Downey, K. and Miller, K., 2019, February. **An analysis of using many small programs in cs1.** In *Proceedings of the 50th ACM Technical Symposium on Computer Science Education (SIGCSE)* (pp. 585-591). doi: 10.1145/3287324.3287466 [paper](#)
- Amir, M., Vahid, F. and Givargis, T., 2018. **Switching predictive control using reconfigurable state-based model.** *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 24(1), pp.1-21. doi: 10.1145/3267126 [paper](#)
- Allen, J.M., Vahid, F., Downey, K. and Edgcomb, A.D., 2018, June. **Weekly programs in a CS1 class: Experiences with auto-graded many-small programs (MSP).** In *2018 ASEE Annual Conference & Exposition*. (Best paper nominee). doi: 10.18260/1-2--31231 [paper](#)
- Alzahrani, N., Vahid, F., Edgcomb, A.D., Lysecky, R. and Lysecky, S., 2018, June. **An analysis of common errors leading to excessive student struggle on homework problems in an introductory programming course.** In *2018 ASEE Annual Conference & Exposition*. doi: 10.18260/1-2--2977 [paper](#)
- Alzahrani, N., Vahid, F., Edgcomb, A., Nguyen, K. and Lysecky, R., 2018, February. **Python Versus C++ An Analysis of Student Struggle on Small Coding Exercises in Introductory Programming Courses.** In *Proceedings of the 49th ACM Technical Symposium on Computer Science Education (SIGCSE)* (pp. 86-91). doi: 10.1145/3159450.3160586 [paper](#)
- Edgcomb, A.D., Vahid, F., Lysecky, R. and Lysecky, S., 2017, June. **An analysis of incorporating small coding exercises as homework in introductory programming courses.** In *2017 ASEE Annual Conference & Exposition*. doi: 10.18260/1-2--27549 [paper](#)
- Allen, J.M., Vahid, F., Salehian, S. and Edgcomb, A.D., 2017, June. **Serious games for building skills in computing and engineering.** In *2017 ASEE Annual Conference & Exposition*. doi: 10.18260/1-2--2882 [paper](#)
- F. Vahid, J.M. Allen, and A. Edgcomb. **Web-based games to master core skills**

in introductory college mathematics, Joint Mathematics Meeting, 2017.
(Abstract only). [pdf](#)

- Yuen, J.S., Edgcomb, A.D. and Vahid, F., 2016, June. **Will students earnestly attempt learning questions if answers are viewable?**. In *2016 ASEE Annual Conference & Exposition*. doi: 10.18260/p.27205 [paper](#)
- Edgcomb, A.D. and Vahid, F., 2016, June. **Simplifying a Course to Reduce Student Stress so Students Can Focus Again on Learning**. In *2016 ASEE Annual Conference & Exposition*. doi: 10.18260/p.26188 [paper](#)
- Vahid, F., Lysecky, S. and Edgcomb, A.D., 2016, June. **Introduction to Computing Technology: New Interactive Animated Web-Based Learning Content**. In *2016 ASEE Annual Conference & Exposition*. doi: 10.18260/p.25465 [paper](#)
- Vahid, F., Edgcomb, A.D., Lysecky, S. and Lysecky, R., 2016, June. **New web-based interactive learning material for digital design**. In *2016 ASEE Annual Conference & Exposition*. doi: 10.18260/p.25794 [paper](#)
- Vahid, F., Edgcomb, A.D., Miller, B.A. and Givargis, T., 2016, June. **Learning Materials for Introductory Embedded Systems Programming Using a Model-Based Discipline**. In *2016 ASEE Annual Conference & Exposition*. doi: 10.18260/p.27324 [paper](#)
- Vahid, F. and Edgcomb, A., 2016, April. **New CollegeLevel Interactive STEM Learning Material: Findings and Directions**. In *EnFUSE Symposium, Washington, DC*. [paper](#)
- Vahid, F., de Haas, D., Strawn, S., Edgcomb, A., Lysecky, S. and Lysecky, R., 2015. **A Continual Improvement Paradigm for Modern Online Textbooks**. In *ICERI2015 Proceedings* (pp. 2616-2623). IATED. [paper](#)
- Edgcomb, A., de Haas, D., Lysecky, R. and Vahid, F., 2015. **Student usage and behavioral patterns with online interactive textbook materials**. In *ICERI2015 Proceedings* (pp. 2633-2638). IATED. [paper](#)
- Edgcomb, A. and Vahid, F., 2015, October. **How many points should be awarded for interactive textbook reading assignments?**. In 2015 IEEE Frontiers in Education Conference (FIE) (pp. 1-4). IEEE. doi: [10.1109/FIE.2015.7344350](#) [paper](#)
- Edgcomb, A., Vahid, F. and Lysecky, R., 2015, October. **Students learn more with less text that covers the same core topics**. In 2015 IEEE Frontiers in Education Conference (FIE)(pp. 1-5). IEEE. doi: [10.1109/FIE.2015.7344322](#) [paper](#)

- Edgcomb, A.D., Vahid, F., Lysecky, R., Knoesen, A., Amirtharajah, R. and Dorf, M.L., 2015, June. **Student performance improvement using interactive textbooks: A three-university cross-semester analysis.** In 2015 ASEE Annual Conference & Exposition (pp. 26-1423). **Best paper award.** doi: 10.18260/p.24760 [paper](#)
- Edgcomb, A.D., Yuen, J.S. and Vahid, F., 2015, June. **Does Student Crowdsourcing of Practice Questions and Animations Lead to Good Quality Materials?.** In *2015 ASEE Annual Conference & Exposition* (pp. 26-561). doi: 10.18260/p.23899 [paper](#)
- Gunes, V., Peter, S., Givargis, T. and Vahid, F., 2014. **A survey on concepts, applications, and challenges in cyber-physical systems.** *KSII Transactions on Internet and Information Systems (TIIS)*, 8(12), pp.4242-4268. doi: 10.3837/tiis.2014.12.001 [paper](#)
- Miller, B., Vahid, F., Givargis, T. and Brisk, P., 2014. **Graph-based approaches to placement of processing element networks on FPGAs for physical model simulation.** *ACM Transactions on Reconfigurable Technology and Systems (TRETs)*, 7(4), pp.1-22. doi: [10.1145/262952](#) [paper](#)
- Edgcomb, A.D. and Vahid, F., 2014, June. **Effectiveness of online textbooks vs. interactive web-native content.** In 2014 ASEE Annual Conference & Exposition (pp. 24-460). **Best paper award** doi: 10.18260/1-2--20351 [paper](#)
- Edgcomb, A. and Vahid, F., 2013. **Accurate and efficient algorithms that adapt to privacy-enhanced video for improved assistive monitoring.** *ACM Transactions on Management Information Systems (TMIS)*, 4(3), pp.1-16. doi: [10.1145/2523025.2523026](#) [paper](#)
- Miller, B., Vahid, F. and Givargis, T., 2013, May. **Exploration with upgradeable models using statistical methods for physical model emulation.** In *Proceedings of the 50th Annual Design Automation Conference* (pp. 1-6). doi: [10.1145/2463209.2488925](#) [paper](#)
- Peter, S., Vahid, F., Gajski, D.D. and Givargis, T., 2013, April. **A ball goes to school-Our experiences from a cPS design experiment.** In *1st Workshop on Cyber-Physical Systems Education (CPS-Ed)*. [paper](#)
- Miller, B., Vahid, F. and Givargis, T., 2013, February. **Embedding-based placement of processing element networks on FPGAs for physical model simulation.** In *Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays* (pp. 181-190). doi: [10.1145/2435264.2435297](#) [paper](#)
- Huang, C., Miller, B., Vahid, F. and Givargis, T., 2013. **Synthesis of networks of custom processing elements for real-time physical system emulation.** *ACM*

Transactions on Design Automation of Electronic Systems (TODAES), 18(2), pp.1-21. doi: [10.1145/2442087.2442092](https://doi.org/10.1145/2442087.2442092) [paper](#)

- Edgcomb, A. and Vahid, F., 2013, September. **Automated in-home assistive monitoring with privacy-enhanced video**. In 2013 IEEE International Conference on Healthcare Informatics(pp. 192-198). IEEE.doi: [10.1109/ICHI.2013.29](https://doi.org/10.1109/ICHI.2013.29) [paper link](#)
- Edgcomb, A. and Vahid, F., 2013, September. **Estimating daily energy expenditure from video for assistive monitoring**. In 2013 IEEE International Conference on Healthcare Informatics(pp. 184-191). IEEE. doi: [10.1109/ICHI.2013.28](https://doi.org/10.1109/ICHI.2013.28) [paper link](#)
- Edgcomb, A. and Vahid, F., 2013. Interactive Web Activities for Online STEM Learning Materials. [paper](#)
- Chou, T.S., Givargis, T., Huang, C., Miller, B. and Vahid, F., 2013, January. **An efficient compression scheme for checkpointing of FPGA-based digital mockups**. In 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC) (pp. 632-637). IEEE. doi: [10.1109/ASPDAC.2013.6509669](https://doi.org/10.1109/ASPDAC.2013.6509669) [paper](#)
- Edgcomb, A. and Vahid, F., 2012. **Privacy perception and fall detection accuracy for in-home video assistive monitoring with privacy enhancements**. *ACM SIGHIT Record*, 2(2), pp.6-15. doi: [10.1145/2384556.2384557](https://doi.org/10.1145/2384556.2384557) [paper](#)
- Huang, C., Miller, B., Vahid, F. and Givargis, T., 2012, October. **Synthesis of custom networks of heterogeneous processing elements for complex physical system emulation**. In *Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis* (pp. 215-224). doi: [10.1145/2380445.2380483](https://doi.org/10.1145/2380445.2380483) [paper](#)
- Miller, B., Vahid, F. and Givargis, T., 2012, October. **RIOS: a lightweight task scheduler for embedded systems**. In *Proceedings of the Workshop on Embedded and Cyber-Physical Systems Education* (pp. 1-7). doi: [10.1145/2530544.2530553](https://doi.org/10.1145/2530544.2530553) [pdf](#)
- Edgcomb, A. and Vahid, F., 2012, August. **Automated fall detection on privacy-enhanced video**. In 2012 Annual International Conference of the IEEE Engineering in Medicine and Biology Society (pp. 252-255). IEEE. doi: [10.1109/EMBC.2012.6345917](https://doi.org/10.1109/EMBC.2012.6345917) [paper link](#)
- Miller, B., Vahid, F. and Givargis, T., 2012, March. **MEDS: Mockup electronic data sheets for automated testing of cyber-physical systems using digital mockups**. In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)(pp. 1417-1420). IEEE. doi: [10.1109/DATE.2012.6176585](https://doi.org/10.1109/DATE.2012.6176585) [paper link](#)

- Miller, B., Vahid, F. and Givargis, T., 2012, January. **Digital mockups for the testing of a medical ventilator**. In *Proceedings of the 2nd ACM SIGHIT International Health Informatics Symposium* (pp. 859-862).doi: [10.1145/2110363.2110473](https://doi.org/10.1145/2110363.2110473) [paper](#)
- Edgcomb, A.D. and Vahid, F., 2012, January. **MNFL: The monitoring and notification flow language for assistive monitoring**. In *Proceedings of the 2nd ACM SIGHIT International Health Informatics Symposium* (pp. 191-200). doi: [10.1145/2110363.2110387](https://doi.org/10.1145/2110363.2110387) [paper](#)
- Huang, C., Vahid, F. and Givargis, T., 2011. **A custom FPGA processor for physical model ordinary differential equation solving**. *IEEE Embedded Systems Letters*, 3(4), pp.113-116. doi: [10.1109/LES.2011.2170152](https://doi.org/10.1109/LES.2011.2170152) [paper link](#)
- Edgcomb, A. and Vahid, F., 2011, October. **Feature extractors for integration of cameras and sensors during end-user programming of assistive monitoring systems**. In *Proceedings of the 2nd Conference on Wireless Health* (pp. 1-2). doi: [10.1145/2077546.2077561](https://doi.org/10.1145/2077546.2077561) [paper](#)
- Stitt, G. and Vahid, F., 2011. **Thread warping: Dynamic and transparent synthesis of thread accelerators**. *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 16(3), pp.1-21. doi: [10.1145/1970353.1970365](https://doi.org/10.1145/1970353.1970365) [paper](#)
- Becker, A., Sirowy, S. and Vahid, F., 2011, June. **Just-in-time compilation for FPGA processor cores**. In *2011 Electronic System Level Synthesis Conference (ESLsyn)* (pp. 1-6). IEEE. doi: [10.1109/ESLsyn.2011.5952282](https://doi.org/10.1109/ESLsyn.2011.5952282) [paper link](#) [ppt](#)
- Miller, B., Vahid, F. and Givargis, T., 2011, June. **Application-specific codesign platform generation for digital mockups in cyber-physical systems**. In *2011 Electronic System Level Synthesis Conference (ESLsyn)* (pp. 1-6). IEEE. doi: [10.1109/ESLsyn.2011.5952295](https://doi.org/10.1109/ESLsyn.2011.5952295) [paper link](#) [ppt](#)
- Huang, C. and Vahid, F., 2011, June. **Scalable object detection accelerators on FPGAs using custom design space exploration**. In *2011 IEEE 9th Symposium on Application Specific Processors (SASP)* (pp. 115-121). IEEE. doi: [10.1109/SASP.2011.5941089](https://doi.org/10.1109/SASP.2011.5941089) [paper](#) [ppt](#)
- Sirowy, S., Huang, C. and Vahid, F., 2010, June. **Online SystemC emulation acceleration**. In *Proceedings of the 47th Design Automation Conference* (pp. 30-35). doi: [10.1145/1837274.1837284](https://doi.org/10.1145/1837274.1837284) [paper](#)
- Huang, C. and Vahid, F., 2010, February. **Server-side coprocessor updating for mobile devices with FPGAs**. In *Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays* (pp. 125-134). doi: [10.1145/1723112.1723135](https://doi.org/10.1145/1723112.1723135) [paper](#)

- Sirowy, S., Givargis, T. and Vahid, F., 2009, September. **Digitally-bypassed transducers: Interfacing digital mockups to real-time medical equipment.** In 2009 Annual International Conference of the IEEE Engineering in Medicine and Biology Society (pp. 919-922). IEEE. doi: [10.1109/IEMBS.2009.5332771](https://doi.org/10.1109/IEMBS.2009.5332771) [paper](#) [ppt](#)
- Sirowy, S., Huang, C. and Vahid, F., 2009. **Dynamic acceleration management for SystemC emulation.** *ACM SIGBED Review*, 6(3), pp.1-4. doi: [10.1145/1851340.1851345](https://doi.org/10.1145/1851340.1851345) [paper](#)
- Sirowy, S.S., Miller, B. and Vahid, F., 2009, October. **Portable SystemC-on-a-chip.** In *Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis* (pp. 21-30). doi: [10.1145/1629435.1629439](https://doi.org/10.1145/1629435.1629439) [paper](#)
- Huang, C. and Vahid, F., 2009, July. **Transmuting coprocessors: dynamic loading of FPGA coprocessors.** In *Proceedings of the 46th Annual Design Automation Conference* (pp. 848-851). doi: [10.1145/1629911.1630127](https://doi.org/10.1145/1629911.1630127) [paper](#)
- Vahid, F., 2009. **What is hardware/software partitioning?.** *ACM SIGDA Newsletter*, 39(6), pp.1-1. doi: [10.1145/1862900.1862901](https://doi.org/10.1145/1862900.1862901) [txt](#)
- Sheldon, D. and Vahid, F., 2009, February. **Making good points: application-specific pareto-point generation for design space exploration using statistical methods.** In *Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays* (pp. 123-132). doi: [10.1145/1508128.1508149](https://doi.org/10.1145/1508128.1508149) [paper](#) [ppt](#)
- Lysecky, R. and Vahid, F., 2009. **Design and implementation of a MicroBlaze-based warp processor.** *ACM Transactions on Embedded Computing Systems (TECS)*, 8(3), pp.1-22. doi: [10.1145/1509288.1509294](https://doi.org/10.1145/1509288.1509294) [paper](#)
- Sirowy, S., Sheldon, D., Givargis, T. and Vahid, F., 2009. **Virtual microcontrollers.** *ACM SIGBED Review*, 6(1), pp.1-8. doi: [10.1145/1534480.1534486](https://doi.org/10.1145/1534480.1534486) [paper](#)
- Lysecky, S. and Vahid, F., 2009. **Enabling nonexpert construction of basic sensor-based systems.** *ACM Transactions on Computer-Human Interaction (TOCHI)*, 16(1), pp.1-28. doi: [10.1145/1502800.1502801](https://doi.org/10.1145/1502800.1502801) [paper](#)
- Gordon-Ross, A., Vahid, F. and Dutt, N., 2005, August. **Fast configurable-cache tuning with a unified second-level cache.** In *Proceedings of the 2005 international symposium on Low power electronics and design* (pp. 323-326). doi: [10.1145/1077603.1077681](https://doi.org/10.1145/1077603.1077681) [paper](#)
- Sirowy, S., Sheldon, D., Givargis, T. and Vahid, F., 2008, October. **Virtual**

Microcontrollers. In *2008 Workshop on Embedded Systems Education WESE 2008* (p. 57). [pdf](#)

- Vahid, F. and Givargis, T., 2008. Timing is everything—embedded systems demand early teaching of structured time-oriented programming. *Proceedings of WESE*, pp.1-9. [paper](#)
- Huang, C., Sheldon, D. and Vahid, F., 2008, October. **Dynamic tuning of configurable architectures: The AWW online algorithm.** In *Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis* (pp. 97-102). doi: [10.1145/1450135.1450158](https://doi.org/10.1145/1450135.1450158) [paper](#) [Data and Tools](#)
- Sheldon, D. and Vahid, F., 2008, October. **Don't forget memories: A case study redesigning a pattern counting ASIC circuit for FPGAs.** In *Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis* (pp. 155-160). doi: [10.1145/1450135.1450171](https://doi.org/10.1145/1450135.1450171) [paper](#)
- Vahid, F. and Givargis, T., 2008, October. **Highly-cited ideas in system codesign and synthesis.** In *Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis* (pp. 191-196).doi: [10.1145/1450135.1450178](https://doi.org/10.1145/1450135.1450178) [paper](#) [ppt](#) [data \(xls\)](#) (posted for a limited time)
- Huang, C. and Vahid, F., 2008, October. **Dynamic coprocessor management for FPGA-enhanced compute platforms.** In *Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems*(pp. 71-78).doi: [10.1145/1450095.1450108](https://doi.org/10.1145/1450095.1450108) [paper](#) [Data and Tools](#)
- Vahid, F., Stitt, G. and Lysecky, R., 2008. **Warp processing: Dynamic translation of binaries to FPGA circuits.** *Computer*, 41(7), pp.40-46. doi: [10.1109/MC.2008.240](https://doi.org/10.1109/MC.2008.240) [pdf](#)
- Viana, P., Gordon-Ross, A., Barros, E. and Vahid, F., 2008, May. **A table-based method for single-pass cache optimization.** In *Proceedings of the 18th ACM Great Lakes symposium on VLSI* (pp. 71-76). doi: [10.1145/1366110.1366129](https://doi.org/10.1145/1366110.1366129) [pdf](#)
- Sirowy, S., Stitt, G. and Vahid, F., 2008, February. **C is for circuits: capturing FPGA circuits as sequential code for portability.** In *Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays*(pp. 117-126).doi: [10.1145/1344671.1344689](https://doi.org/10.1145/1344671.1344689) [pdf](#)
- Stitt, G. and Vahid, F., 2008. 'Hardware/Software Partitioning' in Hauck, S. and DeHon, A. (editors). *Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation*. Morgan Kaufmann/Elsevier. [book link](#)

- Vahid, F., 2007. It's Time to Stop Calling Circuits" Hardware". *Computer*, 40(9), pp.106-108. doi: 10.1109/MC.2007.322 [pdf](#)
- Stitt, G. and Vahid, F., 2007, September. **Thread warping: a framework for dynamic synthesis of thread accelerators**. In *Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis* (pp. 93-98). [pdf](#) [ppt](#)
- Gordon-Ross, A. and Vahid, F., 2007, June. **A self-tuning configurable cache**. In *Proceedings of the 44th annual Design Automation Conference* (pp. 234-237). Doi: [10.1145/1278480.1278537](#) [pdf](#) [ppt](#)
- Schleupen, K., Lekuch, S., Mannion, R., Guo, Z., Najjar, W. and Vahid, F., 2007, August. **Dynamic partial FPGA reconfiguration in a prototype microprocessor system**. In *2007 International Conference on Field Programmable Logic and Applications* (pp. 533-536). IEEE. doi: [10.1109/FPL.2007.4380710](#) [paper link](#)
- Stitt, G. and Vahid, F., 2008. **Binary synthesis**. *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 12(3), pp.1-30. doi: [10.1145/1255456.1255471](#) [pdf](#)
- Sirowy, S. and Vahid, F., 2007. **Integrated Coupling and Clock Frequency Assignment of Accelerators During Hardware/Software Partitioning**. In *Embedded System Design: Topics, Techniques and Trends* (pp. 145-154). Springer US. [pdf](#)
- Sheldon, D., Vahid, F. and Lonardi, S., 2007, April. **Soft-core processor customization using the design of experiments paradigm**. In *2007 Design, Automation & Test in Europe Conference & Exhibition* (pp. 1-6). IEEE. doi: [10.1109/DATE.2007.364392](#) [pdf](#)
- Gordon-Ross, A., Viana, P., Vahid, F., Najjar, W. and Barros, E., 2007, April. **A one-shot configurable-cache tuner for improved energy and performance**. In *2007 Design, Automation & Test in Europe Conference & Exhibition* (pp. 1-6). IEEE. doi: [10.1109/DATE.2007.364686](#) [pdf](#) [ppt](#)
- Sirowy, S., Wu, Y., Lonardi, S. and Vahid, F., 2007, April. **Two-level microprocessor-accelerator partitioning**. In *2007 Design, Automation & Test in Europe Conference & Exhibition* (pp. 1-6). IEEE. doi: [10.1109/DATE.2007.364610](#) [pdf](#)
- Sirowy, S., Wu, Y., Lonardi, S. and Vahid, F., 2007, April. **Clock-frequency assignment for multiple clock domain systems-on-a-chip**. In *2007 Design, Automation & Test in Europe Conference & Exhibition* (pp. 1-6). IEEE. doi: [10.1109/DATE.2007.364624](#) [pdf](#)

- Sheldon, D., Kumar, R., Vahid, F., Tullsen, D. and Lysecky, R., 2006, November. **Conjoining soft-core FPGA processors.** In *Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design* (pp. 694-701). Doi: [10.1145/1233501.1233645](https://doi.org/10.1145/1233501.1233645) [pdf](#) [ppt](#)
- Stitt, G., Vahid, F. and Najjar, W., 2006, November. **A code refinement methodology for performance-improved synthesis from C.** In *Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design* (pp. 716-723). doi: [10.1145/1233501.1233649](https://doi.org/10.1145/1233501.1233649) [pdf](#) [ppt](#)
- Sheldon, D., Kumar, R., Lysecky, R., Vahid, F. and Tullsen, D., 2006, November. **Application-specific customization of parameterized FPGA soft-core processors.** In *Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design* (pp. 261-268). doi: [10.1145/1233501.1233553](https://doi.org/10.1145/1233501.1233553) [pdf](#) [ppt](#)
- Lysecky, S. and Vahid, F., 2006. **Automated application-specific tuning of parameterized sensor-based embedded system building blocks.** In *UbiComp 2006: Ubiquitous Computing: 8th International Conference, UbiComp 2006 Orange County, CA, USA, September 17-21, 2006 Proceedings 8* (pp. 507-524). Springer Berlin Heidelberg. doi: [10.1007/11853565_30](https://doi.org/10.1007/11853565_30) [pdf](#) [ppt](#)
- Lysecky, S. and Vahid, F., 2006. **Automated generation of basic custom sensor-based embedded computing systems guided by end-user optimization criteria.** In *UbiComp 2006: Ubiquitous Computing: 8th International Conference, UbiComp 2006 Orange County, CA, USA, September 17-21, 2006 Proceedings 8* (pp. 69-86). Springer Berlin Heidelberg. doi: [10.1007/11853565_5](https://doi.org/10.1007/11853565_5) [pdf](#) [ppt](#)
- Lysecky, R., Stitt, G. and Vahid, F., 2004. **Warp processors.** *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 11(3), pp.659-681. [pdf](#) doi: [10.1145/1142980.1142986](https://doi.org/10.1145/1142980.1142986) Listed in top-10 most-cited TODAES articles of all time, top-5 since 2000 (as of Nov 2016)
- Viana, P., Gordon-Ross, A., Keogh, E., Barros, E. and Vahid, F., 2006, July. **Configurable cache subsetting for fast cache tuning.** In *Proceedings of the 43rd annual Design Automation Conference* (pp. 695-700). doi: [10.1145/1146909.1147085](https://doi.org/10.1145/1146909.1147085) [pdf](#)
- Stiff, G. and Vahid, F., 2005, November. **New decompilation techniques for binary-level co-processor generation.** In *ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.* (pp. 547-554). IEEE. doi: [10.1109/ICCAD.2005.1560127](https://doi.org/10.1109/ICCAD.2005.1560127) [pdf](#)
- Gordon-Ross, A., Vahid, F. and Dutt, N., 2005, August. **Fast configurable-cache tuning with a unified second-level cache.** In *Proceedings of the 2005*

international symposium on Low power electronics and design (pp. 323-326). doi: [10.1145/1077603.1077681](https://doi.org/10.1145/1077603.1077681) [pdf](#)

- Stitt, G., Vahid, F., McGregor, G. and Einloth, B., 2005, September. **Hardware/software partitioning of software binaries: a case study of h. 264 decode**. In *Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis* (pp. 285-290). doi: [10.1145/1084834.1084905](https://doi.org/10.1145/1084834.1084905) [pdf](#)
Shows that binary-level partitioning and synthesis of a real highly-optimized h264 video decoder application is competitive with source (C) level partitioning/synthesis. Also introduces several simple C coding guidelines that greatly improve synthesis results.
- Gordon-Ross, A. and Vahid, F., 2005, October. **Frequent Loop Detection Using Efficient Non-Intrusive On-Chip Hardware**. *IEEE Transactions on Computers, Special Issue-Embedded Systems, Microarchitecture, and Compilation Techniques in Memory of B. Ramakrishna (Bob) Rau*, 54(10), pp. 1203-1215. [pdf](#)
Describes extensive studies resulting in lean profiler hardware that effectively finds addresses corresponding to frequent loops in an executing software binary.
- Cotterell, S. and Vahid, F., 2005. **Usability of State Based Boolean eBlocks**. *HCII, July*. [pdf](#)
Four basic state-based blocks -- prolonger, tripper, toggle, and pulse generator -- are understandable by novice users and can be connected to define a good range of desired sensor-system behavior.
- Lysecky, R., Vahid, F. and Tan, S.X., 2005, April. **A study of the scalability of on-chip routing for just-in-time FPGA compilation**. In *13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05)* (pp. 57-62). IEEE. doi: [10.1109/FCCM.2005.12](https://doi.org/10.1109/FCCM.2005.12) [pdf](#)
Describes an FPGA routing approach that is lean in terms of runtime and memory, running three times faster while using over 15 times less memory than a popular router, yet creating a critical path that is only 30% longer on average and about equal for very large circuits compared to that other router. Our approach, ROCR (Riverside On-Chip Router), can be useful for methods requiring just-in-time FPGA compilation, like our warp processing method, and future methods using a standard FPGA binary.
- Cotterell, S. and Vahid, F., 2005, April. **A logic block enabling logic configuration by non-experts in sensor networks**. In *CHI'05 Extended Abstracts on Human Factors in Computing Systems* (pp. 1925-1928). doi: [10.1145/1056808.1057058](https://doi.org/10.1145/1056808.1057058) [pdf](#)
Describes attempts to build a logic block that non-experts could configure to compute particular sensor conditions (e.g., motion and no light). Shows that a

truth table based block is too complicating to non-experts, but a sentence based block exhibits high success, though being less general. A truth table using color and presented in a sentence format also exhibits reasonable success while being more general.

- Zhang, C., Vahid, F., Yang, J. and Najjar, W., 2005. **A way-halting cache for low-energy high-performance systems**. *ACM Transactions on Architecture and Code Optimization (TACO)*, 2(1), pp.34-54. doi: [10.1145/1061267.1061270](https://doi.org/10.1145/1061267.1061270) [pdf](#)
Describes a cache design that separates the four low-order tags bits into its own fully-associative memory (a halt-tag array). Concurrently with address decoding, the halt-tag array determines mismatches in the low-order four tag bits (of all the tags). A mismatch masks out the decode line, halting further tag and data access. A way-halting cache yields 55% memory access energy savings on average, with no performance overhead.
- Gordon-Ross, A., Vahid, F. and Dutt, N., 2005, April. **A first look at the interplay of code reordering and configurable caches**. In *Proceedings of the 15th ACM Great Lakes symposium on VLSI* (pp. 416-421). doi: [10.1145/1057661.1057760](https://doi.org/10.1145/1057661.1057760) [pdf](#)
Shows that a configurable cache dominates over compiler-based code reordering with respect to tuning an application to a cache for power and performance improvements. Yet, combining the two methods does result in a smaller overall cache size, 13% on average and up to 89%.
- Cotterell, S., Mannion, R., Vahid, F. and Hsieh, H., 2005, April. **eBlocks-an enabling technology for basic sensor based systems**. In *IPSN 2005. Fourth International Symposium on Information Processing in Sensor Networks, 2005*. (pp. 422-427). IEEE. doi: [10.1109/IPSN.2005.1440960](https://doi.org/10.1109/IPSN.2005.1440960) [pdf](#)
Describes how physical eBlock prototypes and a graphical eBlock simulation tool were used by hundreds of users during the development and refinement of eBlock sensor network nodes
- Zhang, C., Vahid, F. and Najjar, W., 2005. **A highly configurable cache for low energy embedded systems**. *ACM Transactions on Embedded Computing Systems (TECS)*, 4(2), pp.363-387. doi: [10.1145/1067915.1067921](https://doi.org/10.1145/1067915.1067921) [pdf](#)
Describes a cache whose total size, associativity, and line size can be configured just by setting a few bits in a configuration register. Provides experimental results demonstrating that tuning the configuration to a particular software application's needs reduces memory access energy by over 40% on average across a large set of benchmarks.
- Lysecky, R. and Vahid, F., 2005, March. **A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning**. In *Design, Automation and Test in Europe* (pp.

18-23). IEEE. doi: 10.1109/DATE.2005.38 [pdf](#)
[ppt](#)

Highlights speedup and energy results of implementing warp processing, which dynamically and transparently remaps software kernels to FPGA using on-chip synthesis tools, for software running on a Xilinx MicroBlaze soft-core processor. Results show competitive performance and energy compared to software on regular "hard core" embedded microprocessors, thus making soft-cores on FPGA even more attractive beyond just their flexibility of putting different numbers of cores and custom circuitry on a single chip.

- Stitt, G. and Vahid, F., 2005, March. **A decompilation approach to partitioning software for microprocessor/FPGA platforms.** In *Design, Automation and Test in Europe* (pp. 396-397). IEEE. doi: 10.1109/DATE.2005.9 [pdf](#)
Utilizing advanced decompilation techniques enables synthesis of hardware from binaries to recover nearly all high-level constructs that existed in the source code, even for different compiler optimization levels.
- Mannion, R., Hsieh, H., Cotterell, S. and Vahid, F., 2005, March. **System synthesis for networks of programmable blocks.** In *Design, Automation and Test in Europe* (pp. 888-893). IEEE. doi: 10.1109/DATE.2005.289 [pdf](#) [ppt](#)
Describes techniques to automatically convert a network of pre-defined eBlocks into a minimal number of programmable eBlocks, while also generating code for those blocks.
- Stitt, G., Guo, Z., Najjar, W. and Vahid, F., 2005, February. **Techniques for synthesizing binaries to an advanced register/memory structure.** In *Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays* (pp. 118-124). doi: [10.1145/1046192.1046208](#) [pdf](#)
Advanced decompilation methods can make synthesizing FPGA hardware from software binaries competitive with synthesizing directly from C-level source code, even when utilizing an advanced memory structure (smart buffer) requiring knowledge of loops and arrays. Synthesis from binaries provides numerous advantages of language independence, tool independence, portability, and support of legacy code.
- Cotterell, S., Downey, K. and Vahid, F., 2004, October. **Applications and experiments with eBlocks-electronic blocks for basic sensor-based systems.** In *2004 First Annual IEEE Communications Society Conference on Sensor and Ad Hoc Communications and Networks, 2004. IEEE SECON 2004.* (pp. 7-15). IEEE. doi: 10.1109/SAHCN.2004.1381897 [pdf](#) [ppt](#)
Describes common applications that can be built just by connecting eBlocks together, enabling people without programming experience to build useful

sensor-based systems. Summarizes experiences with hundreds of users, showing success rates even when utilizing logic and state based blocks.

- Zhang, C., Vahid, F., Yang, J. and Najjar, W., 2004, August. **A Way-Halting Cache for Low-Energy High-Performance Systems**. International Symposium on Low-Power Electronics and Design (ISLPED), pp. 126-131. [pdf](#)
Describes a cache whose tag comparison logic includes a small and fast fully-associative memory that quickly detects a mismatch in a particular cache way, and then halts further tag and data access of that way, thus saving power.
- Lysecky, R., Vahid, F. and Tan, S.X.D., 2004, June. **Dynamic FPGA routing for just-in-time FPGA compilation**. In *Proceedings of the 41st annual design automation conference*(pp. 954-959). doi: [10.1145/996566.996819](#) [pdf](#) [ppt](#)
Describes an FPGA routing heuristic suitable for execution on-chip, to support Just-in-Time compilation for FPGAs.
- Gordon-Ross, A., Zhang, C., Vahid, F. and Dutt, N., 2004. **Tuning caches to applications for low-energy embedded systems**. *Ultra Low-Power Electronics and Design*, pp.103-122. doi: [10.1007/1-4020-8076-X_6](#) [pdf](#)
- Zhang, C., Vahid, F. and Lysecky, R., 2004. **A self-tuning cache architecture for embedded systems**. *ACM Transactions on Embedded Computing Systems (TECS)*, 3(2), pp.407-425. doi: [10.1145/993396.993405](#) [pdf](#)
Describes a configurable cache that monitors its own hit rate, and automatically reconfigures the cache's number of ways (associativity), line size and total size to reduce power and/or improve performance, using an efficient heuristic that not only prunes the configuration search space but also avoids cache flushes during the search.
- Guo, Z., Najjar, W., Vahid, F. and Vissers, K., 2004, February. **A quantitative analysis of the speedup factors of FPGAs over processors**. In *Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays*(pp. 162-170). doi: [10.1145/968280.968304](#) [pdf](#)
- Lysecky, R. and Vahid, F., 2004, February. **A configurable logic architecture for dynamic hardware/software partitioning**. In *Proceedings Design, Automation and Test in Europe Conference and Exhibition* (Vol. 1, pp. 480-485). IEEE. doi: [10.1109/DATE.2004.1268892](#) [pdf](#) [ppt](#)
Describes a simple configurable logic (FPGA) fabric and surrounding architecture specifically intended to support dynamic hardware/software partitioning -- meaning on-chip CAD tools must be able to quickly map a netlist to the fabric.
- Gordon-Ross, A., Vahid, F. and Dutt, N., 2004, February. **Automatic tuning of two-level caches to embedded applications**. In *Proceedings Design,*

Automation and Test in Europe Conference and Exhibition (Vol. 1, pp. 208-213). IEEE. doi: 10.1109/DATE.2004.1268850 [pdf](#) [ppt](#)

Describes efficient heuristics for tuning a two-level cache to a particular application, obtaining near-optimal memory-access energy savings of 53%-55% through such tuning, while exploring a mere 6% of the total configuration space.

- Zhang, C. and Vahid, F., 2004, February. **Using a victim buffer in an application-specific memory hierarchy**. In *Proceedings Design, Automation and Test in Europe Conference and Exhibition* (Vol. 1, pp. 220-225). IEEE. doi: 10.1109/DATE.2004.1268852 [pdf](#) [ppt](#)
Adding to a cache a configurable victim buffer, which can be turned on or off, improves memory-access energy of an application by up to 43%. Such savings occur even if the cache itself is configurable. Making the buffer configurable enables us to shut off the buffer for some applications that otherwise would suffer increased energy and performance penalties of up to 4%.
- Zhang, C., Vahid, F. and Lysecky, R., 2004, February. **A Self-Tuning Cache Architecture for Embedded Systems**. *Design Automation and Test in Europe Conference (DATE)*, pp. 142-147. [pdf](#) [ppt](#)
Describes a configurable cache that can tune its total size, associativity, and line size to an executing application. The search heuristic is carefully designed to avoid flushing. The cache transparently reduces memory-access related energy by 45%-55% on average, and by as much as 97% for particular applications.
- Zhang, C., Yang, J. and Vahid, F., 2004, February. **Low static-power frequent-value data caches**. In *Proceedings Design, Automation and Test in Europe Conference and Exhibition* (Vol. 1, pp. 214-219). IEEE. doi: 10.1109/DATE.2004.1268851 [pdf](#) [ppt](#)
Improves upon Yang/Gupta's previous frequent value cache, by eliminating performance overhead, and saving static power in addition to dynamic power, using circuit level design improvements. A frequent value cache encodes commonly-occurring data values into just a few bits, shutting down the remaining bit storage cells. 33% static energy savings are obtained.
- Stitt, G., Vahid, F. and Nematbakhsh, S., 2004. **Energy savings and speedups from partitioning critical software loops to hardware in embedded systems**. *ACM Transactions on Embedded Computing Systems (TECS)*, 3(1), pp.218-232. doi: [10.1145/972627.972637](#) [pdf](#)
Partitioning a program's kernels to FPGA hardware can reduce overall system energy.
- Zhang, C., Vahid, F., Yang, J. and Walid, W., 2003. **A way-halting cache for low-energy high-performance systems**. *IEEE Computer Architecture Letters*, 2(1), pp.5-5. doi: 10.1109/L-CA.2003.2 [pdf](#)

The first four bits of a cache's tags are stored in a fast efficient CAM and accessed concurrently with set decoding -- if those four bits mismatch for the decoded set, the full tag comparisons and data array accesses are "halted," thus saving power, with no performance overhead (unlike other power-saving caches).

- Gordon-Ross, A. and Vahid, F., 2003, October. **Frequent loop detection using efficient non-intrusive on-chip hardware.** In *Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems*(pp. 117-124). doi: [10.1145/951710.951728](https://doi.org/10.1145/951710.951728) [pdf](#)
Describes efficient non-intrusive hardware for detecting the most frequent loops in an executing binary, and the relative frequencies of those loops.
- Cotterell, S., Vahid, F., Najjar, W. and Hsieh, H., 2003, October. **First results with eBlocks: embedded systems building blocks.** In *Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis* (pp. 168-175). doi: [10.1145/944645.944690](https://doi.org/10.1145/944645.944690) [pdf](#)
Describes embedded system building blocks that people with no training can connect together to build simple but useful systems.
- Lysecky, R. and Vahid, F., 2003, October. **A codesigned on-chip logic minimizer.** In *Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis* (pp. 109-113). doi: [10.1145/944645.944677](https://doi.org/10.1145/944645.944677) [pdf](#)
Hardware/software partitioning of an on-chip logic minimizer results in 8x speedup and 60% energy savings, improving the usefulness of on-chip logic minimization in a variety of applications.
- Gordon-Ross, A., Cotterell, S. and Vahid, F., 2003. **Tiny instruction caches for low power embedded systems.** *ACM Transactions on Embedded Computing Systems (TECS)*, 2(4), pp.449-481. doi: [10.1145/950162.950163](https://doi.org/10.1145/950162.950163) [pdf](#)
Putting a very small (e.g., 128 word) loop cache in front of L1 instruction cache can greatly reduce power, with no performance overhead.
- Suresh, D.C., Najjar, W.A., Vahid, F., Villarreal, J.R. and Stitt, G., 2003, June. **Profiling tools for hardware/software partitioning of embedded applications.** In *Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems* (pp. 189-198). doi: [10.1145/780732.780759](https://doi.org/10.1145/780732.780759) [pdf](#)
- Zhang, C., Vahid, F. and Najjar, W., 2003, May. **A highly configurable cache architecture for embedded systems.** In *Proceedings of the 30th annual international symposium on Computer architecture* (pp. 136-146). doi: [10.1145/859618.859635](https://doi.org/10.1145/859618.859635) [pdf](#)
A cache with whose number of ways and total size can be tuned to a particular

program yields big energy savings with almost no performance overhead.

- Zhang, C. and Vahid, F., 2003, June. **Cache configuration exploration on prototyping platforms**. In *14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings*. (pp. 164-170). IEEE. doi: 10.1109/IWRSP.2003.1207044 [pdf](#)
Methods to automatically tune a configurable cache to a particular software application.
- Stitt, G., Lysecky, R. and Vahid, F., 2003, June. **Dynamic hardware/software partitioning: A first approach**. In *Proceedings of the 40th annual Design Automation Conference* (pp. 250-255). doi: 10.1145/775832.775896 [pdf](#)
Dynamically partitioning an executing software application onto on-chip FPGA is not only possible, but quite effective.
- Lysecky, R. and Vahid, F., 2003, June. **On-chip logic minimization**. In *Proceedings of the 40th annual Design Automation Conference* (pp. 334-337). doi: 10.1145/775832.775918 [pdf](#)
Executing a lean form of logic minimization on-chip is feasible and has several immediate applications in networking.
- Vahid, F., 2003, June. **Embedded system design: UCR's undergraduate three-course sequence**. In *Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03* (pp. 72-73). IEEE. doi: 10.1109/MSE.2003.1205260 [paper link](#)
Summarizes UCR's successful 3-course sequence on embedded system design, based on the new ESD book (see above) that emphasizes a unified view of hardware and software.
- Vahid, F., 2003. **The softening of hardware**. *Computer*, 36(4), pp.27-34. doi: 10.1109/MC.2003.1193225 [pdf](#)
A new perspective on hardware becoming much more like software, due in part to configurable logic, and in part to hardware being created today by compiling high-level languages.
- Vahid, F., Lysecky, R., Zhang, C. and Stitt, G., 2003. **Highly configurable platforms for embedded computing systems**. *Microelectronics journal*, 34(11), pp.1025-1029. DOI: 10.1016/S0026-2692(03)00171-X [pdf](#)
The case for creating platform chips with much configurability, including on-chip FPGA, configurable cache, etc.
[Online version](#)
- Vahid, F., 2003. **Making the best of those extra transistors**. *IEEE Design & Test of Computers*, 20(1), p.96. doi: 10.1109/MDT.2003.1189241 [pdf](#)

An argument for new uses of the abundant transistors on modern chips.

- Zhang, C., Vahid, F. and Najjar, W., 2003, February. **Energy benefits of a configurable line size cache for embedded systems.** In *IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.* (pp. 87-91). IEEE. doi: 10.1109/ISVLSI.2003.1183357 [pdf](#)
Creating a cache with a line size that can be configured to 16, 32 or 64 bytes results in suprisingly large energy savings.
- Givargis, T. and Vahid, F., 2002. **Platune: A tuning framework for system-on-a-chip platforms.** *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 21(11), pp.1317-1327. doi: 10.1109/TCAD.2002.804107 [pdf](#)
Platune tunes an architecture to an application by rapidly exploring the huge configuration space of configurable caches, buses, voltage levels, and many any other configurable architectural parameters.
- Givargis, T., Vahid, F. and Henkel, J., 2002. **Instruction-based system-level power evaluation of system-on-a-chip peripheral cores.** *IEEE Transactions on very large scale integration (VLSI) systems*, 10(6), pp.856-863. doi: 10.1109/TVLSI.2002.808443 [pdf](#)
We break peripheral behavior into "instructions" and back-annotate those instructions with low-level power data, yielding fast and accurate system-level power estimations.
- Vahid, F., Givargis, T. and Cotterell, S., 2002. **Power Estimator Development for Embedded System Memory Tuning.** *Journal of Circuits, Systems, and Computers*, 11(05), pp.459-475. doi: 10.1142/S0218126602000574 [pdf](#)
We describe three increasingly accurate methods for estimating power of a memory hierarchy.
- Vahid, F., 2002. **Partitioning sequential programs for CAD using a three-step approach.** *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 7(3), pp.413-429. doi: [10.1145/567270.567273](#) [pdf](#)
- Stitt, G. and Vahid, F., 2002. **Energy advantages of microprocessor platforms with on-chip configurable logic.** *IEEE Design & Test of Computers*, 19(6), pp.36-43. doi: 10.1109/MDT.2002.1047742 [pdf](#)
- Givargis, T., Vahid, F. and Henkel, J., 2002, December. System-level Exploration for Pareto-optimal Configurations in Parameterized System-on-a-chip. *IEEE Transactions on VLSI Systems*, Vol. 10, Issue 4, pp. 416-422. [pdf](#)
- Villarreal, J., Suresh, D., Stitt, G., Vahid, F. and Najjar, W., 2002. **Improving software performance with configurable logic.** *Design Automation for*

Embedded Systems, 7, pp.325-339. doi: 10.1023/A:1020359206122 [pdf](#)

- Stitt, G. and Vahid, F., 2002, November. **Hardware/software partitioning of software binaries**. In *Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design* (pp. 164-170). doi: [10.1145/774572.774596 pdf](#)
- Cotterell, S. and Vahid, F., 2002, November. **Synthesis of customized loop caches for core-based embedded systems**. In *Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design* (pp. 655-662). doi: [10.1145/774572.774669 pdf](#)
- Cotterell, S. and Vahid, F., 2002, October. **Tuning of loop cache architectures to programs in embedded system design**. In *Proceedings of the 15th international symposium on System Synthesis* (pp. 8-13). doi: [10.1145/581199.581204 pdf](#) [ppt slides](#)
- Gordon-Ross, A. and Vahid, F., 2002, September. **Dynamic loop caching meets preloaded loop caching-a hybrid approach**. In *Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors* (pp. 446-449). IEEE. doi: 10.1109/ICCD.2002.1106810 [pdf](#) [ppt slides](#)
- Givargis, T. and Vahid, F., 2002. **Tuning of cache ways and voltage for low-energy embedded system platforms**. *Design Automation for Embedded Systems*, 7, pp.35-51. doi: 10.1023/A:1019743330805 [pdf](#)
- Lysecky, R., Cotterell, S. and Vahid, F., 2002, June. **A fast on-chip profiler memory**. In *Proceedings of the 39th annual Design Automation Conference* (pp. 28-33). doi: [10.1145/513918.513928 pdf](#)
- Grattan, B., Stitt, G. and Vahid, F., 2002, May. **Codesign-extended applications**. In *Proceedings of the tenth international symposium on Hardware/software codesign* (pp. 1-6). doi: [10.1145/774789.774791 pdf](#) [ppt slides](#)
- Zhang, C. and Vahid, F., 2002, May. **A power-configurable bus for embedded systems**. In *2002 IEEE International Symposium on Circuits and Systems (ISCAS)* (Vol. 5, pp. V-V). IEEE. doi: 10.1109/ISCAS.2002.1010827 [pdf](#)
- G. Stitt, B. Grattan, J. Villarreal and F. Vahid. Using On-Chip Configurable Logic to Reduce Embedded System Software Energy. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa Valley, April 2002, pp. 143-151. [pdf](#)
- Stitt, G. and Vahid, F., 2003. **Propagating constants past software to hardware peripherals on fixed-application embedded systems**. *Compilers*

and Operating Systems for Low Power, pp.115-135. doi: 10.1007/978-1-4419-9292-5_7 [pdf](#)

- Gordon-Ross, A., Cotterell, S. and Vahid, F., 2002. **Exploiting fixed programs in embedded systems: A loop cache example**. *IEEE Computer Architecture Letters*, 1(1), pp.2-2. doi: 10.1109/L-CA.2002.4 [pdf](#)
- Lysecky, R. and Vahid, F., 2002. **Prefetching for improved bus wrapper performance in cores**. *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 7(1), pp.58-90. doi: [10.1145/504914.504917 pdf](#)
- Vahid, F., Patel, R. and Stitt, G., 2001. **Propagating constants past software to hardware peripherals in fixed-application embedded systems**. *ACM SIGARCH Computer Architecture News*, 29(5), pp.25-30. doi: [10.1145/563647.563654 pdf](#) [html \(of COLP paper\)](#) [slides](#)
Selected for special issue from earlier version of paper in *Compilers and Operating Systems for Low Power (COLP'01)*.
Describes the size and power advantages of recognizing that software-configurable control registers in peripherals may never change after being initialized, if the software itself never changes (as is common in embedded systems).
- Givargis, T., Vahid, F. and Henkel, J., 2001, November. **System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip**. In *IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No. 01CH37281)*(pp. 25-30). IEEE. doi: 10.1109/ICCAD.2001.968593 [pdf](#) [html](#) [slides](#)
Provides a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurations. These configurations represent the range of meaningful power and performance tradeoffs that are obtainable by adjusting parameter values for a fixed application mapped onto the SOC architecture. Our approach extensively prunes the potentially large configuration space by taking advantage of parameter dependencies. We have successfully incorporated our technique into the parameterized SOC tuning environment (Platune) and applied it to a number of applications.
- Givargis, T.D., Vahid, F. and Henkel, J., 2001. **Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs**. *IEEE transactions on very large scale integration (VLSI) systems*, 9(4), pp.500-508.
doi: 10.1109/92.931227 [pdf](#)
Architectures with parameterizable cache and bus can support large tradeoffs

between performance and power. We provide simulation data showing the large tradeoffs by such an architecture for several applications, and demonstrating that the cache and bus should be configured simultaneously to find the optimal solutions. Furthermore, we describe analytical techniques for speeding up the cache/bus power and performance evaluation by several orders of magnitude over simulation, while maintaining sufficient accuracy with respect to simulation-based approaches.

- Vahid, F. and Gordon-Ross, A., 2001, August. **A self-optimizing embedded microprocessor using a loop table for low power.** In *Proceedings of the 2001 international symposium on low power electronics and design* (pp. 219-224). doi: 10.1145/383082.383138 [pdf](#) [html](#) [slides](#)
Describes the architecture and methodology of an embedded microprocessor that can automatically tune itself to the particular application that will run. The particular tunable component described is a loop table, similar to a loop cache except that its contents never change after the most frequent loops are detected.
- Vahid, F. and Givargis, T., 2001. **Platform tuning for embedded systems design.** *Computer*, 34(2), pp.112-114. doi: 10.1109/2.901171 [pdf](#)
Provides an overview of the philosophy of our UCR Dalton Project, in particular, the idea of tuning a programmable system-on-a-chip architecture to the one application that it will eventually run forever.
- Givargis, T.D., Vahid, F. and Henkel, J., 2001, January. **Trace-driven system-level power evaluation of system-on-a-chip peripheral cores.** In *Proceedings of the 2001 Asia and South Pacific Design Automation Conference* (pp. 306-312). doi: 10.1145/370155.370363 [pdf](#) [html](#)
Our earlier work for fast evaluation of power consumption of general cores in a system-on-a-chip described techniques that involved isolating high-level instructions of a core, measuring gate-level power consumption per instruction, and then annotating a system-level simulation model with the obtained data. In this work, we describe a method for speeding up the evaluation further, through the use of instruction traces and trace simulators for every core, not just microprocessor cores. Our method shows noticeable speedups at an acceptable loss of accuracy. We show that reducing trace sizes can speed up the method even further. The speedups allow for more extensive system-level power exploration and hence better optimization.
- Stitt, G., Vahid, F., Givargis, T. and Lysecky, R., 2000, November. **A first-step towards an architecture tuning methodology for low power.** In *Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems* (pp. 187-192). doi: 10.1145/354880.354906 [pdf](#) [html](#) [slides](#)

We describe an automated environment to assist a system-on-a-chip designer to tune a microprocessor core to a particular application program that will run on the microprocessor, and vice-versa, with the goal of reducing embedded system power consumption. We limit such tuning to modifications that do not change the microprocessor instruction set, thus avoiding the large costs that would come with such a change. Our tuning environment for the 8051 microcontroller is freely-available on the web.

- Givargis, T., Vahid, F. and Henkel, J., 2000, September. **Instruction-based System-level Power Evaluation of System-on-a-chip Peripheral Cores.** IEEE/ACM International Symposium on System Synthesis (ISSS), pp. 163-169. [pdf](#) [slides](#)

We propose a new technique, suitable for a variety of cores like peripheral cores, that is the first to combine gate-level power data with a system-level simulation model written in C++ or Java. For that purpose, we investigated peripheral cores and decomposed their functionality into so-called instructions. Our technique addresses a core-based system design paradigm. We show that our technique is sufficiently accurate for making power-related system-level design decisions, and that its computation time is orders of magnitude smaller than lower-level simulation approaches.

- Lysecky, R.L., Vahid, F. and Givargis, T.D., 2000, September. **Experiments with the peripheral virtual component interface.** In *Proceedings 13th International Symposium on System Synthesis* (pp. 221-224). IEEE. doi: 10.1109/ISSS.2000.874053 [pdf](#) [html](#) [slides](#)

The Peripheral Virtual Component Interface, or PVCI, is a standard intended to simplify the interfacing of peripheral cores to on-chip buses in a system-on-a-chip, by standardizing the interface between a core's internals and its bus wrapper. We provide results of experiments intended to determine the power, performance, and size overhead associated with using a PVCI bus wrapper versus using a non-PVCI bus wrapper, and versus using no bus wrapper at all. The results demonstrate that using a bus wrapper may result in only small performance, power and size overhead versus using no wrapper, though even that performance overhead can be reduced or eliminated using pre-fetching. The results also demonstrate that using a PVCI bus wrapper yields no significant additional power, performance or size overhead compared with a non-PVCI bus wrapper.

- Givargis, T. and Vahid, F., 2000, May. **Parameterized System Design.** IEEE/ACM International Workshop on Hardware/Software Codesign (CODES), pp. 98-102. [pdf](#) [html](#)

Continued growth in chip capacity has led to new methodologies stressing reuse,

not only of pre-designed processing components, but even of entire pre-designed architectures. To be used across a variety of applications, such architectures must be heavily parameterized, so they can adapt to those applications' differing constraints by trading off power, performance and size. We describe several parameterized system design issues, and provide results showing how a single architecture with easily configurable parameters can support a wide range of tradeoffs.

- Givargis, T.D., Vahid, F. and Henkel, J., 2000, January. **Fast cache and bus power estimation for parameterized system-on-a-chip design.** In *Proceedings of the conference on Design, automation and test in Europe* (pp. 333-339). doi: 10.1145/343647.343791 [pdf](#) [html](#) [slides](#)
We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique uses a two-step approach of first collecting intermediate data about an application using simulation, and then using equations to rapidly predict the performance and power consumption for each of thousands of possible configurations of system parameters, such as cache size and associativity and bus size and encoding. The estimations display good absolute as well as relative accuracy for various examples, and are obtained in dramatically less time than other techniques, making possible the future use of powerful search heuristics.
- Lysecky, R.L., Vahid, F. and Givargis, T.D., 2000, January. **Techniques for reducing read latency of core bus wrappers.** In *Proceedings of the conference on Design, automation and test in Europe* (pp. 84-91). doi: 10.1145/343647.343710 Best Paper Award. [pdf](#) [html](#) [slides](#)
Today's system-on-a-chip designs consist of many cores. To enable cores to be easily integrated into different systems, many propose creating cores with their internal logic separated from their bus wrapper. This separation may introduce extra read latency. Pre-fetching register data into register copies in the bus wrapper can reduce or eliminate this extra latency. In this paper, we introduce a technique for automatically designing a pre-fetch unit that satisfies user-imposed register-access constraints. The technique benefits from mapping the pre-fetching problem to the well-known real-time process scheduling problem. We then extend the technique to allow user-specified register interdependencies, using a Petri Net model, resulting in even more efficient pre-fetch schedules.
- Givargis, T., Vahid, F. and Henkel, J., 2000, January. **A hybrid approach for core-based system-level power modeling.** In *Proceedings of the 2000 Asia and South Pacific Design Automation Conference* (pp. 141-146). doi: 10.1145/368434.368593 [pdf](#) [html](#)

Describes a technique for obtaining fast yet accurate power estimations of core-based systems. The main idea is to use an object-oriented language (C++ or Java) to create a system-level model, modeling each core as an object, and extending each object with power-estimation methods based on statistics from low-level power data of a synthesized version of the core. By executing the system-level model, which runs about 1000x faster than gate-level simulation, we obtain very accurate power estimates.

- Givargis, T.D., Henkel, J. and Vahid, F., 1999, November. **Interface and cache power exploration for core-based embedded system design.** In *1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No. 99CH37051)* (pp. 270-273). IEEE. doi: 10.1109/ICCAD.1999.810660 [pdf](#) [html](#)
Demonstrates, through experiments on four applications, the large power, performance and size tradeoffs possible just by varying architectural parameters relating to cache and bus for a given reference architecture. Illustrates that these parameters must be tuned to one another for each application, and thus argues for the need for a parameter exploration environment in a configure-and-execute design paradigm.
- Lysecky, R., Vahid, F., Givargis, T. and Patel, R., 1999, November. **Pre-fetching for improved core interfacing.** In *Proceedings 12th International Symposium on System Synthesis* (pp. 51-55). IEEE. doi: 10.1109/ISSS.1999.814260 [pdf](#) [html](#)
Introduces a method to reduce or eliminate the extra latency that may arise when reading from a core designed with a bus wrappers for ease of retargeting to different system buses. The method involves pre-fetching registers from the core's internals to registers added in the bus wrapper, akin to caching.
- Vahid, F. and Givargis, T., 1999, March. **The case for a configure-and-execute paradigm.** In *Proceedings of the seventh international workshop on Hardware/software codesign* (pp. 59-63). doi: 10.1145/301177.301211 [pdf](#) [html](#)
Provides an argument, supported by data obtained by various researchers, in favor of building systems-on-a-chip by configuring a pre-designed reference design already in silicon, rather than building systems by connecting large numbers of cores.
- Hwang, E., Vahid, F. and Hsu, Y.C., 1999, January. **FSMD functional partitioning for low power.** In *Proceedings of the Conference on Design, automation and test in Europe* (pp. 7-es). doi: 10.1145/307418.307432 [pdf](#)
- Vahid, F., 1999. **Techniques for minimizing and balancing I/O during functional partitioning.** *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 18(1), pp.69-75. doi: 10.1109/43.739060 [pdf](#)

- Vahid, F., 1999. **Procedure cloning: A transformation for improved system-level functional partitioning.** *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 4(1), pp.70-96. doi: [10.1145/298865.298871](https://doi.org/10.1145/298865.298871) [pdf](#)
- Vahid, F., 1998, December. **A three-step approach to the functional partitioning of large behavioral processes.** In *Proceedings. 11th International Symposium on System Synthesis (Cat. No. 98EX210)* (pp. 152-157). IEEE. doi: [10.1109/ISSS.1998.730618](https://doi.org/10.1109/ISSS.1998.730618) [pdf](#)
- Vahid, F. and Givargis, T., 1998, December. **Incorporating cores into system-level specification.** In *Proceedings. 11th International Symposium on System Synthesis (Cat. No. 98EX210)* (pp. 43-48). IEEE. doi: [10.1109/ISSS.1998.730595](https://doi.org/10.1109/ISSS.1998.730595) [pdf](#) [html](#)
Describes a method for describing a system built from pre-designed system components (cores) at the system level, using an object-oriented language, resulting in dramatically faster simulations than approaches based on HDL's.
- Givargis, T. and Vahid, F., 1998, December. **Interface exploration for reduced power in core-based systems.** In *Proceedings. 11th International Symposium on System Synthesis (Cat. No. 98EX210)* (pp. 117-122). IEEE. doi: [10.1109/ISSS.1998.730611](https://doi.org/10.1109/ISSS.1998.730611) [pdf](#) [html](#)
Provides equations developed to enable one to explore various bus configurations in a parameterized architecture very rapidly. One simulates an application once, from which bus traffic data is accumulated, and then fed into a tool that analyzes each bus configuration in constant-time using the equations. The power or performance optimal bus can thus be quickly selected for a given application.
- Gajski, D.D., Vahid, F., Narayan, S. and Gong, J., 1998, May. **System-level exploration with SpecSyn.** In *Proceedings of the 35th Annual Design Automation Conference* (pp. 812-817). doi: [10.1145/277044.277252](https://doi.org/10.1145/277044.277252) [pdf](#)
- Vahid, F., Le, T.D. and Hsu, Y.C., 1998. Functional partitioning improvements over structural partitioning for packaging constraints and synthesis: tool performance. *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 3(2), pp.181-208. doi: [10.1145/290833.290841](https://doi.org/10.1145/290833.290841) [pdf](#)
- Gajski, D.D., Vahid, F., Narayan, S. and Gong, J., 1998. **SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design.** *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 6(1), pp.84-100. doi: [10.1109/92.661251](https://doi.org/10.1109/92.661251) [pdf](#)
Awarded the IEEE VLSI Transactions Best Paper Award, June 2000.
- Vahid, F. and Narayan, S., 1997, October. **Guest Editors' Introduction to the**

Special Issue on ISSS'96. ACM Transactions on the Design Automation of Electronic Systems, Vol. 2, No. 4, pp. 307-311.

- Vahid, F., 1997, September. **Port calling: A transformation for reducing i/o during multi-package functional partitioning.** In *Proceedings. Tenth International Symposium on System Synthesis (Cat. No. 97TB100114)* (pp. 107-112). IEEE. doi: 10.1109/ISSS.1997.621682 [pdf](#)
- Tauro, L. and Vahid, F., 1997, August. **Message-Based Hardware/Software Communication in HDL/C Environments.** In *Asia-Pacific Conference on Hardware Description Languages.* [pdf](#)
- Vahid, F. and Tauro, L., 1997, March. **An object-oriented communication library for hardware-software codesign.** In *Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE'97* (pp. 81-86). IEEE. doi: 10.1109/HSC.1997.584583 [pdf](#)
- Vahid, F. and Le, T.D., 1997. **Extending the Kernighan/Lin heuristic for hardware and software functional partitioning.** *Design automation for embedded systems, 2*, pp.237-261. doi: 10.1023/A:1008836303344 [pdf](#)
- Vahid, F., 1997, March. Procedure Cloning: A Transformation for Improved System-Level Functional Partitioning. European Design and Test Conference, pp. 487-492. [pdf](#)
- Vahid, F., 1997, March. **Modifying min-cut for hardware and software functional partitioning.** In *Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE'97* (pp. 43-48). IEEE. doi: 10.1109/HSC.1997.584577 [pdf](#)
- Vahid, F., 1997, February. **I/O and performance tradeoffs with the FunctionBus during multi-FPGA partitioning.** In *Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays* (pp. 27-34). doi: 10.1145/258305.258309 [pdf](#)
- Vahid, F. and Le, T.D.M. and Hsu, Y.C., 1996, November. **A Comparison of Functional and Structural Partitioning.** International Symposium on System Synthesis, pp. 121-126. [pdf](#)
- Vahid, F. and Le, T., 1996, March. **Towards a model for hardware and software functional partitioning.** In *Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE'96* (pp. 116-123). IEEE. doi: 10.1109/HCS.1996.492233 [pdf](#)
- Gajski, D.D., Narayan, S., Ramachandran, L., Vahid, F. and Fung, P., 1996. System design methodologies: aiming at the 100 h design cycle. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 4(1), pp.70-82.

doi: 10.1109/92.486082 [pdf](#)

- Vahid, F. and Gajski, D.D., 1995, September. **Closeness metrics for system-level functional partitioning.** In *Proceedings of EURO-DAC. European Design Automation Conference* (pp. 328-333). IEEE. doi: 10.1109/EURDAC.1995.527425 [pdf](#)
- Vahid, F. and Gajski, D.D., 1995, September. **Clustering for improved system-level functional partitioning.** In *Proceedings of the 8th international symposium on system synthesis* (pp. 28-35). Doi: 10.1145/224486.224492 [pdf](#)
- Vahid, F., 1995, September. **Procedure exlining: A transformation for improved system and behavioral synthesis.** In *Proceedings of the 8th international symposium on System synthesis* (pp. 84-89). doi: 10.1145/224486.224506 [pdf](#)
- Vahid, F., 1995, September. **Procedure exlining: A new system-level specification transformation.** In *Proceedings of EURO-DAC. European Design Automation Conference* (pp. 508-513). IEEE. doi: 10.1109/EURDAC.1995.527452 [pdf](#)
- Vahid, F. and Gajski, D.D., 1995. **Incremental hardware estimation during hardware/software functional partitioning.** *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 3(3), pp.459-464. doi: 10.1109/92.407006 [pdf](#)
- Vahid, F., Narayan, S. and Gajski, D.D., 1995. **SpecCharts: A VHDL front-end for embedded systems.** *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 14(6), pp.694-706. Doi: 10.1109/43.387730 [pdf](#)
- Vahid, F. and Gajski, D.D., 1995, March. **SLIF: A specification-level intermediate format for system design.** In *Proceedings the European Design and Test Conference. ED&TC 1995* (pp. 185-189). IEEE. doi: 10.1109/EDTC.1995.470394 [pdf](#)
- Gajski, D.D. and Vahid, F., 1995. Specification and design of embedded hardware-software systems. *IEEE Design & Test of Computers*, 12(1), pp.53-67. doiL 10.1109/54.350695 [pdf](#)
- Vahid, F., Gajski, D.D. and Gong, J., 1994, September. **A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning.** In *EURO-DAC* (Vol. 94, pp. 214-219). [pdf](#)
- Vahid, F., Gajski, D.D. and Narayan, S., 1994, September. **A transformation for integrating VHDL behavioral specification with synthesis and software generation.** In *EURO-DAC* (pp. 552-557). [pdf](#)
- Gajski, D.D., Vahid, F. and Narayan, S., 1994, February. **A system-design**

methodology: Executable-specification refinement. In *Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC* (pp. 458-463). IEEE. doi: 10.1109/EDTC.1994.326836 [pdf](#)

- Gajski, D.D., Vahid, F., Narayan, S. and Gong, J., 1994. *Specification and design of embedded systems*. Prentice-Hall, Inc.. [pre-face](#)
- Gajski, D.D., Vahid, F., 1992, June. *Specification Partitioning for System Design*. Design Automation Conference (pp. 219-224). [pdf](#)
Pubs from before 1994 not listed.

Patents

- F. Vahid and S. Lysecky. Embedded electronics building blocks for user-configurable monitor/control networks. U.S. patent 7555658, May 10, 2005.
F. Vahid, R. Lysecky, G. Stitt. Warp Processor for Dynamic Hardware/Software Partitioning. US Patent 7,356,672, May 28, 2004.
J. Henkel, T. Givargis, F. Vahid, Method for core-based system-level power modeling using object-oriented techniques. U.S. Patent #6,865,526, June 24, 2000.

Talks (not associated with conference papers above)

[Getting Students to Earnestly Do Reading, Studying, and Homework in an Introductory Programming Class](#), SIGCSE Technical Symposium, Seattle, March 2017.

[Effectiveness of Interactive Web-Native Content vs. Online Textbooks](#) [static vs interactive 061514_925pm FV.pptx](#), ASEE Annual Conference, Indianapolis, June 2014 (**Best paper award**).

[Zyante's zyBooks](#), SJSU's NSF Workshop on MOOCs and Online Technologies, June 2014 (also UCR Innovation Day, May 2014).

[Building Fake Body Parts: Digital Mockups](#), Texas A&M, Feb 2013 (also U Arkansas, Oct 2013).

[Embedding-Based Placement of Processing element Networks on FPGAs for Physical Model Simulation](#), ACM Symp on FPGAs, 2013. [Digital mockups video \(ventillator\)](#).

[Building Fake Body Parts: Digital Mockups](#) -- UCR CSE Advisory Board Meeting, April 2012

[Power to the people: Tools for user-configurable in-home assistive monitoring](#) -- UCR CSE Advisory Board Meeting, April 2012

[Engaging students via virtual lab and shorter textbooks, and the evolution towards online courses](#) -- UC Online Course meeting, Berkeley, June 2011.

[Virtual lab video](#)

[Portability for FPGA Applications: Warp Processing and SystemC Bytecode](#) -- Univ. of Texas, Austin, ECE, July 2009

[JIT FPGA Ideas](#) -- Xilinx, San Jose, CA, June 2009

[Portable FPGA Applications: Warp Processing and SystemC Bytecode](#) -- Keynote talk, Reconfigurable Architectures Workshop (RAW), 2009, Rome, Italy

[Warp Processing](#) -- Univ. of California, San Diego, Dept. of CS&E, Nov 2008

[Warp Processing](#) -- Univ. of Illinois, Urbana/Champaign, Oct 2008 (also Univ. of Washington, Sep 2008, and Microsoft Research, Redmond WA, Sep 2008)

[eBlocks -- Electronic Building Blocks for Sensor-Based Systems](#) -- SRC/NSF Virtual Immersion Architecture Workshop, Santa Cruz, July 2008

[You Can Do It -- eBlocks Enabling Regular People to Build Useful Customized Sensor-Based Systems](#) -- Riverside Community College seminar, May 2008

[Warp Processing](#) -- SRC annual review, Dallas, 2008

[Self-Improving Computer Chips -- Warp Processing](#) -- UCR CS&E Colloquium, Oct. 2007

[Standard Binaries for FPGAs, & eBlocks](#) -- NSF's Cyber-Physical Workshop, July 2007

[SensorBlocks](#) -- UCR's College of Engineering TechHorizons, 2007

[Warp Processing](#) -- SRC annual review, Carnegie Mellon Univ., 2007

[Soft Core Customization and other UCR FPGA Research](#) Xilinx, July 2006

[The New Software: FPGAs](#) University of Arizona, ECE, April 2006

[Warp Processors](#) -- Freescale, April 2006

[Warp Processing: Dynamic Transparent Conversion of Binaries to Circuits](#) -- Notre Dame, CS, Mar 2006

[Warp Processing](#) -- SRC annual review, Ohio State Univ., 2006

[Warp Processor: A Dynamically Reconfigurable Coprocessor](#) -- Talk at Intel's System Design Symposium (San Jose), Nov. 2005

[Supercomputing in a Pencil Tip](#) -- Talk at UCR's Engineering Industry Day, Oct 2005

[Silicon prototyping issues](#) -- Panel talk at Intel, May 2005

[eBlocks](#) -- Talk at UCSD, April 2005

[eBlocks](#) -- Talk at Intel, September 2004

[Warp Processors](#) -- Distinguished Lecture at ASU, April 2004

[Warp Processors](#) -- Talk at IBM Research, Yorktown Heights, Apr 2004

[Warp Processors](#) -- SRC annual review talk, March 2004

[Self-Improving Configurable IC Platforms](#) -- SRC annual review talk, February 2003

[Improving Embedded System Software Speed and Energy using](#)

[Microprocessor/FPGA Platform ICs](#) -- UCR colloquium talk, October 2002

[New Opportunities with Platform-Based Design](#) -- Keynote talk at ESCODES'02

[System-on-a-Chip Platform Tuning for Embedded Systems](#) -- given at 2002

Southern California Embedded Systems Seminar

[Recent Results at UCR with Configurable Cache and Hw/Sw Partitioning](#) -- given

at Triscend Corp., September 2002. For publications supported by NSF awards:

Any opinions, findings, and conclusions or recommendations expressed in this

material are those of the author(s) and do not necessarily reflect the views of the

National Science Foundation. [Back to Frank Vahid's home page](#)