



Distinguished Lecturer Program by

IEEE CAS Society (CASS) SBC60981AG



Date: 08.04.2024

Time : 07.00PM to 08.00PM (IST) through gmeet link

Distinguished Lecturer Program -IEEE CAS Society

Monday, 8 April · 19:00 – 20:00

Time zone: Asia/Kolkata

Google Meet joining info

Video call link: <https://meet.google.com/jwt-izhy-kse>

Or dial: (US) +1 252-574-6333 PIN: 775 946 514#

Distinguished Lecturer: Prof.Emre Salman,

Professor and Industry Liason,

Department of Electrical and Computer Engineering,

Stony Brook University, New York, USA

Title: Thermal-Centric Design Methodologies for Monolithic 3D Integrated Circuits



EVENT ID: SEC202404IEEECAS002

Prof. **EMRE SALMAN**



PROFESSOR AND INDUSTRY LIAISON
ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT
STONY BROOK UNIVERSITY, NEW YORK

DISTINGUISHED LECTURER PROGRAM ON

...THERMAL-CENTRIC DESIGN METHODOLOGIES FOR MONOLITHIC 3D INTEGRATED CIRCUITS...



08 APRIL 2024



07.00 PM



[HTTPS://MEET.GOOGLE.COM /JWT-IZHY-KSE](https://meet.google.com/JWT-IZHY-KSE)



SCAN ME

↓ E-CERTIFICATES ↓

Visit Our Website
<https://edu.ieee.org/in-sairam-cas>



Ms.S.USHA
ADVISOR
SEC IEEE-CAS SBC

DR.S.BRINDHA
PROFESSOR/ECE
SEC IEEE SB COUNSELLOR

DR.J.RAJA
DEAN-ACADEMICS
PROF & HEAD-ECE

DR.K.PORKUMARAN
PRINCIPAL

DR.SAI PRAKASH LEOMUTHU
CHAIRMAN & CEO
SAIRAM INSTITUTIONS





The Distinguished Lecturer Program started with the Welcome Address and Introduction of the Resource Person by **Ms. S, Usha, Advisor, IEEE Circuits and Systems Society, Sri Sairam Engineering College**. Next, the session was taken over by Prof. Emre Salman. 90 participants attended this DLP.

Monolithic 3D integration represents a promising avenue for advancing integrated circuit (IC) technology, offering enhanced performance and functionality in a compact footprint. Thermal management is a critical aspect of Monolithic 3D IC design due to increased heat density resulting from vertical stacking of device layers. Design methodologies focusing on thermal-centric approaches aim to mitigate thermal challenges while optimizing performance and reliability. These methodologies encompass various techniques such as thermal-aware floorplanning, placement, and routing to ensure efficient heat dissipation and temperature uniformity across the 3D IC. Advanced thermal simulation tools and models play a crucial role in predicting and analyzing thermal behaviour at different design stages. Thermal-aware design optimization algorithms are employed to balance trade-offs between thermal, electrical, and physical constraints, maximizing overall system performance. Integration of microfluidic cooling solutions and novel materials with high thermal conductivity further enhances thermal management in Monolithic 3D ICs. Collaborative efforts between design, packaging, and thermal experts are essential for developing holistic approaches to thermal-centric design in Monolithic 3D ICs. By prioritizing thermal considerations throughout the design process, thermal-centric methodologies pave the way for the development of next-generation Monolithic 3D integrated circuits with improved performance, reliability, and energy efficiency.

He also answered the queries asked by our students. The vote of thanks was proposed by Mr. Ramakrishnan Sriram, a third-year ECE student at our college.

We take this opportunity to thank our **CEO sir, Principal sir, Dean (Academics) and HOD-ECE Dr.J.Raja sir** for their support and guidance towards the successful completion of this Distinguished Lecturer Program.

Types of Data Movement and Energy Cost

20mm

64 bit DP addition → 1

256 bit bus → 1.3

Access 256 bit in 8kB SRAM → 2.5

Bill Dally, Keynote Talk at HIPEAC, 2015

5

Emre Selman (Presenting)

Sai Geetha, Usha S, Sai Preetha, DINESH K 2022-2026, Bhavadharane Manoka..., PAVITHRA R 2022-2026, ANITHA R 2022-2026, 70 others, Usha S

7:15 PM | Distinguished Lecturer Program -IEEE CAS Society

Energy Efficiency vs. Data Size

GFLOPs/Watt

Vendor: AMD (red), NVIDIA (green)

Die Size: 300.0, 600.0, 900.0

On average, doubles in every 3-4 years

Annual Size of the Global Datasphere

Zettabytes

175 ZB

2010, 2015, 2020, 2025

Y. Sun et al., Summarizing CPU and GPU Design Trends with Product Data, arXiv, 2020

SRC Decadal Plan

- Flops/Watt is constrained by inefficiencies in data movement

4

Emre Selman (Presenting)

Sai Geetha, Usha S, RAMAKRISHNAN S, DINESH K 2022-2026, Bhavadharane Manoka..., PAVITHRA R 2022-2026, VISHALI R 2022-2026, 70 others, Usha S

7:12 PM | Distinguished Lecturer Program -IEEE CAS Society

Number of Participants: IEEE Members:90
Non-IEEE Member:01