



Geethanjali College of Engineering and Technology

Department of Electronics and Communication Engineering

Center of Excellence in VLSI

Events Conducted

S.No	Title	Category	Date and Time	Place
1.	Tech Pic	An Online Poster Presentation	August 6, 2021 - August 11, 2021	online
2.	Design and Verification Using Verilog	Workshop	September 13 to October 27 2021	online
3.	Latest Trends in ECE and the job opportunities in core area	Guest lecture	2nd November 2021 9:30 AM – 12:00 PM	online
4.	ARM MICROCONTROLLER	Guest lecture	3rd November 2021 11:00 AM – 12:30 PM	online
5.	Paper Pro	Paper presentation	23rd November 2021- 30th November 2021	online
6.	VLSI Design Flow	Guest lecture	29th November 2021 9:00 AM – 10:00 AM	online
7.	Open Source Tools in VLSI	Workshop	29th November 2021 10:00 AM – 3:30 PM	online
8.	Satvara Think-Quick 5.0	Online quiz competition	5 th December 2021 7:00 PM – 7:30 Pm	online
9.	How to select your final year project	Peer training	10th December 2021 6:30 PM – 7:30 PM	online
10.	Session by Alumni on “Benefits of IEEE Membership”	Webinar	11th December 2021 6:30 PM – 7:15 PM	online

11.	Session by Alumni on “Benefits of IEEE CAS Membership”	Webinar	11th December 2021 7:30 PM – 8:30 PM	online
-----	--	---------	---	--------

Ms.G.SreeLakshmi
Co-cordinator CoE-VLSI Design

Prof.O.V.P.R.Siva Kumar
Cordinator CoE-VLSI Design

Dr.S.Suryanarayana
Prof & HoD-ECE



Report of

“TECHPIC an online Poster Presentation competition”

Organized by IEEE CAS Student Branch Chapter-GCET

Dates: 6th August 2021 to 13th August 2022. Reopened from 15th September 2021 to 22nd september 2022

- No. of Student Registrations: 8
- No. of Student participants: 8
- Target Students: B.Tech II, III Yr and IV Yr Students
- No. of IEEE Student Member participants: 3
- No. of Non-IEEE Student Member participants: 5
- Registration Fee: Nil

Agenda: To promote a thorough conceptual understanding of Recent trends in circuits/systems/VLSI devices and its related areas

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized "TECHPIC" an online Poster Presentation competition on circuits/systems/VLSI devices and its related areas. This was the online Poster Presentation competition conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote a thorough conceptual understanding of Recent trends in circuits/systems/VLSI devices.



IEEE Circuits and Systems Society St. Joseph's Branch Chapter
Geethanjali College of Engineering and Technology

Presents

TECHPIC

-Poster presentation competition

Theme

Recent trends in

- Circuits
- Systems
- VLSI devices

Register at: <http://bit.ly/Techpic>

Deadline : 13th August 2021 06:00 PM IST

https://www.instagram.com/ieee_gcetsb

Participate and win exciting prizes

<https://www.instagram.com/IEEE-GCETSb>



IEEE Circuits and Systems Society St. Joseph's Branch Chapter
Geethanjali College of Engineering and Technology

Re-opening

TECHPIC

-Poster presentation competition

Theme

Recent trends in

- Circuits
- Systems
- VLSI devices

Register at: <http://bit.ly/techpic>

Deadline : 22nd September 2021 06:00 PM IST

https://www.instagram.com/ieee_gcetsb

Participate and win exciting prizes

<https://www.instagram.com/IEEE-GCETSb>



The winners of "TECHPIC" an online Poster Presentation competition are:

s.no	Name	College	Cash prize	poster
1	Kandula Vineela	Geetanjali College of Engineering and Technology	1500	K Vineela Poster - Vineela Reddy.pdf
2	S Guna Sindhuja	Geetanjali College of Engineering and Technology	1000	3DIC - Sindhuja Sharma.jpg
3	Tejaswi kilaru	Geetanjali College of Engineering and Technology	500	poster-18R11A0428 - Tejaswi Kilaru.pdf

Event Coordinators:

1. M. Keerthana (18R11A0432 : ECE-3A)
2. Y. Saketh (18R11A0446 : ECE-3A)
3. G.Akhila (18R11A0463 : ECE-3B)
4. G.Haasya (18R11A04A8 : ECE-3C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET



Report of

“Entuple Technologies On-line Training Program”

Organized by IEEE CAS Student Branch Chapter-GCET

Dates: 13th September 2021 - 27th October (6-Week Training Program 4 hours per week)

- No. of Student Registrations: 120
- No. of Student participants: 49
- Target Students: B.Tech II and III Yr Students
- No. of IEEE Student Member participants: 17
- No. of Non-IEEE Student Member participants: 32
- Registration Fee: Nil

Agenda: To promote a thorough conceptual and practical understanding of VLSI Domain, Verilog HDL, and its related areas.

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized "ENTUPLE TECHNOLOGIES" an online training program on VLSI Domain, Verilog HDL, and its related areas. This was the online training about Digital Fundamentals conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote a thorough conceptual and practical understanding of VLSI Domain, Verilog HDL. It was planned for 6 weeks from 18th September 2021 as 4 hours per week.

Finally, this training course has ended successfully with a lot of informative and enlightening points.

Some Topics Covered in the Training Program:

- Verilog and design verification (part 1)
- Verilog and design verification (part 2)

- Operator precedence
- Ports in Verilog

- Digital Fundamentals
- Gate level primitives
- Structural, data and Gate flow Model in Verilog HDL
- VLSI Ecosystem and Employment Opportunities
- VLSI Industry Segments
- VLSI Types (FPGA, ASIC, Analog)

Tentative Schedule for Entuple technologies:

Date	Time	Theory Session	Lab Session	Outcome
13 th September	6:30 PM to 8:30 PM	Introduction to VLSI, ASIC and FPGA flow	Digital Fundamentals	Complete understanding of ASCI flow and FPGA flow
20 th September	6:30 PM to 8:30 PM	Digital design stages, Verilog program structure, Verilog constructs	Verilog Syntax	Learning Verilog constructs
27 th September	6:30 PM to 8:30 PM	Design of combinational circuits using Verilog	Assignment on combinational circuit design	combinational circuit design using Verilog
7 th October	6:30 PM to 8:30 PM	Design of sequential circuits using Verilog, timing	Assignment on sequential circuit design	Sequential circuit design using Verilog
18 th September	6:30 PM to 8:30 PM	Design of state machine, Introduction to Verification, Verification using Verilog, AMBA APB protocol, Low power techniques	APB based Memory design and verification, Designing finite state machine	Understanding modeling of a protocol state machine, Writing Test bench for a given design

27 th October	6:30 PM to 8:30 PM	Description of the project	Development and Review	Final Project result
-----------------------------	--------------------------	----------------------------	---------------------------	-------------------------

Please find the Certificates provided by the Entuple Technologies Pvt Ltd from the attached Google Drive Link: [Click here](#)


Photos of the Session:



em LE

em LE

<https://www.tech-critter.com/amp/intel-11th-gen-core-i5-specifications-test>




Viewing Entuple Technologies...



ASIC FLOW - FUNCTIONAL VERIFICATION




Functional



QuestaSim
from Mentor Graphics
VCS from Synopsys
Xcelium from Cadence



CONFIDENTIAL



Verification



- Goal is to check the Design For the Correct FuncCionalily.
- Verification Process:

- Test bench is to verify the Functionality oF a design
A test bench is at the highest level in the hierarchy of the design. the test bench encapsulates the stimulus driver, known good results, and DUT, and contains internal signals to make the proper connections.
The stimulus ger\$tor and driver drives inputs into the oUT.

J2

CONFIDENTIAL

Operator precedence

Operator	Precedence	Notes
()	highest	
~		
!		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&		
^		
*		
/		
%		
++		
--		
<<		
>>		
<		
>		
<=		
>=		
=		
==		
!=		
&&		
&</		

The slide is titled "Behavioural Model in Verilog HDL" and features the logos of EXCEL VLSI and ENTUPLE TECHNOLOGIES. It contains a list of bullet points describing behavioral modeling in Verilog HDL, followed by a diagram of a module named 'mux4' and a corresponding Verilog code snippet.

- Contain procedural statements, which control the simulation and manipulate variables of the data types.
- These all statements are contained within the procedures.
- Each of the procedure has an activity flow associated with it.
- During simulation, all the flows defined by the **'always'** and **'initial'** statements start together at simulation time 'zero'.
- The initial statements are executed once
- **always** statements are executed repetitively.
- Both combinatorial and sequential blocks can be designed easily by using **if-else** block, **case** statement, **for** & **while** loop.
- Behavioural model (sequential) is more efficient for speed of execution.

The diagram shows a 4-to-1 multiplexer (mux4) with inputs a, b, c, and d, and output y. The Verilog code defines the module with inputs a, b, c, d, and output y, and uses an always block to implement the selection logic based on input 'sel'.

Speaking: Entuple Technologies, Varun L

The slide is titled "Ports in Verilog" and features the logos of EXCEL VLSI and ENTUPLE TECHNOLOGIES. It contains two code snippets: one for a module with a port list and one for a module with a port list and a port direction. It also includes a diagram of a module with a port list and a port direction.

The first code snippet shows a module definition with a port list: `module module_name (parameter_declaration, ...); port_declaration; ...; endmodule`. The second code snippet shows a module definition with a port list and a port direction: `module module_name (parameter_declaration, ...); port_declaration; ...; endmodule`. The diagram shows a module with a port list and a port direction, with inputs a, b, c, and d, and output y.

Ports in Verilog

Event Coordinators:

1. M. Keerthana (18R11A0432: ECE-4A)
2. Y. Saketh (18R11A0446: ECE-4A)
3. G.Akhila (18R11A0463: ECE-4B)
4. G.Haasya (18R11A04A8: ECE-4C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET



**Report on
Guest Lecture on
“LATEST TRENDS IN ECE AND THE JOB OPPURTUNITIES IN CORE AREA”**

Organized under Under IEEE CAS GCET SBC

Date: 2nd November, 2021

Faculty Coordinator:

Mrs. G.Sreelakshmi, Associate Professor, Faculty Advisor, IEEE CAS GCET SBC,

Resource person:

Mr. Damodara Sambasiva, Business Head, Entuple Technologies Private Limited, Bangalore

Participants: III year I sem ECE students of all sections

Objectives:

- To highlight the opportunities available in core areas like VLSI, Embedded and IoT streams.
- Skills required for industry to grab opportunities.

Need of the Guest Lecture

- To bridge the gap between industry and academics, and at the same time to encourage students about the latest technologies and skills required by students to get into industry.
- To know about EDA tools used by industry.
- To motivate students to pursue their internships in various courses related to VLSI area and to take out mini and major projects in same area.
- To help students understand the flow of VLSI Design from scratch to tape off
- To encourage students to apply the concepts in writing programs and in building projects.
- To enlighten the students regarding the present day scenario and how to choose bright future.

Report:

The session started at 11:00 AM by coordinator Ms. G.Sreelakshmi by welcoming the participants. Mrs. M.Laxmi, Associate Professor, invited guest speaker and Professor O.V.P.R.Sivakumar on to the dais with a bouquet. Professor Siva kumar addressed students about event in a few words. Later Ms. G.Sreelakshmi briefly introduced guest speaker Mr. Damodara Sambasiva, Business Head, Entuple Technologies Private Limited, Bangalore

Around 190 students participated in guest lecture from all sections of 3rd year and got benefited. Mr.Damodara clearly explained what industry is looking for and how to achieve those goals before completing final year B.Tech. He also explained various streams in VLSI domain and job

opportunities based on software, hardware and testing. He also suggested thinking on themselves

where they are strong and where they are weak and suggested to focus on strong side. As an example he quoted on that who are interested in coding they can choose career as “Verification Engineer” and if they are interested in circuits “Physical Design Engineers”, etc.,



IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
presents

GUEST LECTURE ON

**Latest trends in ECE and
job opportunities in
core areas**



SPEAKER

Mr. Damodara M S

Business Head,
Entuple Technologies



18th November 2021




10.00 A.M




/ieee_gcetsb



/IEEE-GCETSB













.. =czure on" Latest Trends 1n EcE and its opportunities in Core Area"**

**ACADEMIC YEAR t021-22
ATTEA /Q&NCE SHEET Date:-18/11/2021**

B.No.

10
11
12
13
14

16
17

2S

35

37
38
39.
40

22
23
24

27
28
29
30
31
32
33

	ROLL No.	NAME	S
1	19R11A0418	E. Thawara	E
2	19R11A0416	B. Akhila	C
3	19R11A0418	B. Mani chandrika	T
4	19R11A0416	S. Jyothi	I
5	19R11A0415	D. Bhavya	O
6	19R11A0412	Ch. Tulani	N
7	19R11A0402	V. Sambhitha	S
8	19R11A0459	Ch. Vineesha	I
9	19R11A0456	C. Hemahatha	G
	19R11A0465	G. Kusuma Clayton	N
	19R11A0465	K. Abhinav	A
	19R11A0465	N. Pranay	T
	19R11A0469	G. Srinidhan Reddy	U
	19R11A0465	P. Abhishek ex-CR	R
15	19R11A0461	C. Jaya Vinshi	E
	19R11A0409	C. Naga Ranga Sanyal	
	19R11A0415	K. Sravan Sanyal	
18	19R11A0436	P. Kameswar Goutham	
19	19R11A0436	P. Sai teja	
20	19R11A0440	ASTB Shaik Threy A.	
	19R11A0440	K. Anil Kumar	
	19R11A04P3	S. Siddhanta	
	19R11A04N0	L. Lokesh Goud	
	19R11A04L9	G. S. Mohit	
	19R11A04N2	Deepak	
26	19R11A04P8	Vivek Naik	
	19R11A04F4	D. Rajesh Reddy	
	19R11A04J6	S. B. Prasad	
	20R15A0424	G. Vivek	
	19R11A04N6	M. Tanuif	
	19R11A04J3	R. Uday Kiran	
	19R11A04J8	T. Rajesh	
	20R15A049A	M. Adhil	
34	19R11A04K4	A. Sri Keerthana	
	20R15A0418	K. Vinay Kumar	
36	19R11A04H8	G. Vardhan	
	19R11A04F6	D. Navin	
	19R11A0462	X. Uday Reddy	
	19R11A0464	S. Vamsi	
	19R11A04M	Harshakur	
41	19R11A04G2	K. Harsha Vardhan	
42	19R11A04G0	G. Siva Krishna	
	19R11A04F2	Ch. Ph eender	
43	19R11A04H3	M. Vani Deva Raju	
44	19R11A04J0	P. Praveeth Kumar	

SECTION

S.No.	ROLL No.	NAME		SIGNATURE
1	19RIIA0436	M. Amulya	B	Amulya
2	19RIIA0460	Ch. Sreetha Sree	B	Sreetha
3	19RIIA0479	K. Tyoshna	B	Tyoshna
4	19 479	M. Kanya	B	Kanya
5	19RIIA0412	R. Vani	C	Vani
6	19RIIA04B1	G. Shrikha	C	Shrikha
7	20RIIA0423	ry. NIKETHA	F	NIKETHA
8	20RIIA0406	M. Sravani	-E	Sravani
9	20RI 421	-A. Sravani	-E	Sravani
10	19RIIA04A0	B. Harshini	C	Harshini
	19RIIA04A5	Ch. Archana Roy	C	Archana Roy
11	19RIIA04A7	Vasavi chetty	C	Vasavi
12	19RIIA04H2	M. Shivani	D	Shivani
13	19RIIA04H1	P. Kathayani	D	Kathayani
14	19RIIA04H9	P. Sruithi	D	Sruithi
1	19RIIA04H8	P. Pojasree	D	Pojasree
16	19RIIA04H7	P. Sreeharsha	D	Sreeharsha
17	19RIIA04H2	R. Prema	D	Prema
18	19RIIA04K2	Y. Praneetha	D	Praneetha
19	19RIIA04G6	K. Divya	D	Divya
20	19RIIA04G1	G. Tejovani	D	Tejovani
	19RIIA04J9	T. Vasavi Sree lakshmi	D	Vasavi
22	20RIIA0416	Navya Sree	D	Navya
23	19RIIA04H7	Sravan	D	Sravan
24	19RIIA04E6	Harini	D	Harini
25	19RIIA04E9	Ramya Sree	D	Ramya
26	19RIIA04H4	Srija	D	Srija
27	19RIIA04G3	Ashritha	D	Ashritha
20	19RIIA04A2	Niharika	C	Niharika
	19RIIA04D4	Shashanka	C	Shashanka
28	19RIIA04M7	K. B. Priyanka	E	Priyanka
30	19RIIA04E9	Ramya Sree	D	Ramya
31	19RIIA04H4	Srija Reddy	D	Srija
32	19RIIA04E6	B. Harini	D	Harini
33	19RIIA04H0	M. Samhitha	D	Samhitha
34	19RIIA04E5	B.R. Madhavi	D	B.R. Madhavi
35	20RIIA0417	R. Vaishnavi	D	R. Vaishnavi
36	19RIIA04F7	E. Anitha	D	Anitha
	19RIIA04F0	Ch. AKSHITHA	D	AKSHITHA

39

40

ACADEMIC YEAR 2021-22
ATTEANDAXICE SHEET
Date:-18/11/2021

S. No.	ROLL No.	NAME	SECTION	SIGNATURE
1	19R11A04C3	M. Sathwik Sai	C	Sathwik Sai
2	19R11A04B6	K. Sri Varun	C	Varun
3	19R11A04C6	M. Sai Kiran	C	Kiran
4	19R11A0498	A. Karthikeya	C	Karthikeya
5	19R11A04	M. Vamsi	C	Vamsi
6	19R11A04A8	D. Ajay	C	Ajay
7	1	G. Nithil	C	Nithil
8	19R11A04B7	K. Groverdhan	C	Groverdhan
9	19R11A04C2	Aditya	C	Aditya
10	19R11A04C1	Sarath	C	Sarath
11	20R15A0412	Nanda Kishore	C	NK
12	20R15A0411	Nibhil	C	Nibhil
13	20R15A0413	Udaya	C	Udaya
14	20R15A0414	Samarth Ray	C	Samarth
15	20R15A0415	Vinay Kumar	C	Vinay
1	19R11A04D9	Siddhant	C	Siddhant
6	19R11A04C8	Arun Raj	C	Arun
	19R11A04D3	Ganesh	C	Ganesh
	20R15A0405	T. S. V. V. SRIRAM	A	T. S. V. V. SRIRAM
	20R15A0406	N. VISHNU	D	N. VISHNU
19	19R11A0492	Sangolla Siram Chary	B	Sangolla Siram Chary
20	19R11A0482	Narashaba Salama Vali	B	Narashaba Salama Vali
	19R11A0471	K. Pavan	B	K. Pavan
22	19R11A047	K. Salmaan Raj U	A	K. Salmaan Raj U
23	19R11A0461	A. Manikanta	A	A. Manikanta
24	19R11A0464	B. Kalyan Kumar	A	B. Kalyan Kumar
25	19R11A0443	S. Ajay Kumar	A	S. Ajay Kumar
26	19R11A0444	S. Viswa Teja	A	S. Viswa Teja
27	19R11A04D0	Nishanth P	C	Nishanth P
28	19R11A04C7	Tahar Lehel	C	Tahar Lehel
	19R11A04D6	Deeraj	C	Deeraj
30	19R11A04B4	Wilfred P	C	Wilfred P
31	19R11A04B3	Divya Rakshith Reddy	C	Divya Rakshith Reddy
32	19R11A04C4	Sarath	C	Sarath
33	19R11A0489	Shruthi	B	Shruthi
34	19R11A0496	Anusha	B	Anusha
35	19R11A0483	Akshaya	B	Akshaya
36	19R11A0453	Rachana	B	Rachana
37	19R11A0486	Hemanth	B	Hemanth
38	19R11	Rakesh	B	Rakesh
39	19R11A04K0	Naman	D	Naman
42	11A01	Arush	D	Arush
43	19R11A04E8	Manichandran	D	Manichandran
44	19R11A04G7	Pranav	B	Pranav
45	19R11A0493	Tanush	B	Tanush
46	19R11A0485	DEEPAK	A	DEEPAK
47	19R11A040915353640		E	
48	19R11A040915353640		E	

S NO.	ROLL No.	NAM	SECTION	SIGNATURE
1	19R11A0427	Mukthi Sri Lakshmi	A	[Signature]
3	19R11A0419	Valahmuri Yadav	A	[Signature]
5	19R11A044	Y. Venkata Sarma	A	[Signature]
6	19R11A047	M. Rishi	B	[Signature]
7		K. Naitika	B	[Signature]
8	19R11A04A3	B. Sharmila	C	[Signature]
9	19R11A007	K. Sai Tejaavi	C	[Signature]
10	19R11A0418	R. Shailaja	C	[Signature]
11	19R11A041	P. Haritha	E	[Signature]
12	19R11A041	G. Anusha	E	[Signature]
13	19R11A0410	S. Lakshmi Reddy	E	[Signature]
14	19R11A0412	V. Sree Harsha	E	[Signature]
15	19R11A0416	A. Sai Keerthana	E	[Signature]
16	20R15A0401	G. Sampurna Lakshmi	A	[Signature]
18	20R15A0402	G. Sathana	A	[Signature]
19	20R15A0404	P. Pavithra	A	[Signature]
20	20R15A0405	X.	A	[Signature]
21	19R11A0414	I. S. Lakshmi	A	[Signature]
22	19R11A0429	A.	A	[Signature]
23	19R11A0403	B. Navya	A	[Signature]
24	19R11A0418	K. Parvathi	A	[Signature]
25	19R11A0422	M. Rakesh	A	[Signature]
26	19R11A0434	Pahavya Sai	A	[Signature]
27	19R11A0404		A	[Signature]
29	19R11A0481	M. Sai Sreethi	B	[Signature]
30	19R11A04K5	A. Sathika	E	[Signature]
31	19R11A0411	G. Anusree	E	[Signature]
32	19R11A04B6	K. Lakshmi	C	[Signature]
33	19R11A04B6	G. Lakshmi	C	[Signature]
34	19R11A04C9	Meethana	C	[Signature]
35	19R11A0408	Shreethi Singh	C	[Signature]
36	19R11A04A8	Chandana	C	[Signature]
37	19R11A04K2	A. Saavari	E	[Signature]
38	19R11A041			[Signature]
39	19R11A041			[Signature]
40	19R11A04E3	V. Tanisha	C	[Signature]
41	19R11A041		C	[Signature]
42	19R11A041		C	[Signature]
43	19R11A0466	Harini	B	[Signature]
44	19R11A0466	Harini	B	[Signature]
45	19R11A0466	Harini	C	[Signature]

ATTEENDANCE SHEET

Date:-18/11/
2021

S. No	ROLL No.	NAME	SECTION	SIGNATURE
1	19R11A0485	S. Ranjith	NAIVIE	
2	19R11A0485	M. Srinivas	E	B.M.
3	19R11A0481		E	3sand
4	19R11A0483	M. Rupa	E	R. R. R.
5	19R11A0484	K. A.	E	B. R.
6	19R11A0450	A. Sai Fathima		
7	19R11A0484	V. C. Srinivas		
8	19R11A0487	V. Kaushik	B	K.
9	19R11A0487	Hemanth		
10	19R11A0484	Ramu	B	Pam
11	19R11A0488	Srinivas	B	Chandras
12	19R11A0481			
13	19R11A0484	Arumatha Sai	eg	
14	20R11A0410	Dinesh	P	R. R.
15	20R11A0409	Akhil		
16	19R11A0488	M. Madhavi		
17	20R11A0417	R. Vaichnavi		
18	19R11A0485	Bondar	B	Bondar
19	19R11A0477	Chandras		
20	19R11A0461	P. S. A.		
21	19R11A0469	Akash		
22	19R11A0477	D. Ramesh	B	Abdul
23	19R11A0473		E	Rama
24	19R11A0484	S. Srikanth	E	Karun
25	19R11A0484	R. Shiva	E	Chandras
26	19R11A0485	K. Ramesh	E	R. Shiva
27	19R11A0486	K. Ch.	C	K. Ch.
28	19R11A0489	K. Manojan		
29	19R11A0499	A. Suresh		
30	19R11A0482	P. Suman		
31	19R11A0486	A. Sai Nisha	C	A. Sai Nisha
32	19R11A0481	R. R. S. S.		
33	19R11A0445	T. R. R. R.	A	A. J.
34	19R11A0420	K. R. R.		
35	19R11A0437	V. R. R. R.	A	P. R. R.
36	19R11A0413	G. Venk. Madhav	A	A. Venk.
37	19R11A0407	B. R. R.	A	B. R. R.
38	19R11A0491	S. K. R. R.	A	S. K. R. R.
39	19R11A0498	V. R. R. R.	A	V. R. R. R.
40				

per



Geethanjali

Phone : 9182058187
Website : www.geethanjaliinstitutions.com
info@gcet.edu.in

Geethanjali College of Engineering and Technology AUTONOMOUS

(Accredited by NAAC "A" Grade; ECE, CSE, EEE & ME, B.Tech Programs Accredited by NBA;
Approved by AICTE, New Delhi; Permanently Affiliated to JNTUH)
Sy. No. 33 & 34, Cheeryal (V), Keesara (M), Medchal District. - 501 301.

18th November, 2021

To

Mr. Damodara Sambasiva,
Business Head,
Entuple Technologies Private Limited,
Bengaluru.

LETTER OF APPRECIATION

Dear Sir,

Thank you very much for delivering an informative and thought provoking lecture as guest speaker on "**Latest Trends in ECE and job opportunities in Core Areas**", to III year B.Tech ECE students at Geethanjali College of Engineering and Technology, Hyderabad on 18th November, 2021.

It was really a splendid session which exposed students to actively think of pursuing a career in ECE core areas. Your motivating views on becoming members of IEEE and contributing towards societal development are indeed very valuable to the student community. All the students got immensely benefited by your lecture.

On behalf of Department of ECE, Geethanjali College of Engineering and Technology, we thank you earnestly for spending your valuable time to motivate our students through your expert talk and we look forward to continued association with you for the benefit of faculty members and the students.


Prof. OVPR Siva Kumar,
Professor & Head Group-V


Dr. S. Suryanarayana,
Professor & HOD, ECE
HEAD
Dept. of Electronics & Communication Engg.
Geethanjali College of Engg. and Tech.
Cheeryal (V), Keesara (M), M.M Dist-501 301.

Sponsored by **TEJA EDUCATIONAL SOCIETY, HYDERABAD**
Office : Sy. No. 33 & 34, Cheeryal (V), Keesara (M), Medchal Dist. - 501 301.
Phones : 9182058196, 9182058194

Feedback Analysis:

67 responses



Not accepting responses

Message for respondents

This form is no longer accepting responses

Summary



Question



Individual

Session : 18th November, 2021 (10:00AM to 12:30PM), Topic Title: "Latest Trends in EC E and the opportunities in Core Area", Resource Person: Mr. Damodara Sambasiva, Business Head, Entuple Technologies Private Limited, Bengaluru, India

Roll. No.

47 responses





What did you most appreciate/enjoy/think was best about the session?

sv" re sponsee

iu u

Practic ie knowledge and various kinds of jobs available in eve Way

of teaching

To know that even core area has many i» i»ort unities

The lecture was good

T he c ont ents s ir ha s exp laine d a re very interes1i ng

Topic s relate d gates and cool ing th em in x il inx Very

interactive and intresting sess ion

Importance of core obs

Any suggestions for improvement?

39 responses

Noo
Clarity in screen presentation
None
Ntg
Nothing
.
Nothing!
nothing
Everything

Ms.G.Sreelakshmi
Coordinator, ECE

Prof. O.V.P.R.Sivakumar
Professor and Group V

Dr. S.Suryanarayana
Professor and HOD

Prof. B.Harikumar
Dean, SE&CE



Report of Guest Lecture on “ARM MICROCONTROLLERS”

Organized by IEEE CAS Student Branch Chapter-GCET

Date: 3rd November, 2021

- No. of Student Registrations: 120
- No. of Student participants: 120
- Target Students: III year I sem ECE students and IV year I sem EEE students.
- Registration Fee: Nil
- Resource person: Dr. Santanu Chattapadyay, Professor, Department of EEE, IIT Kharagpur.

Objectives:

- Understanding the various concepts of Microcontrollers along with its Architecture. in the importance of ‘ARM Microcontroller architecture’
- Knowing the importance of 'ARM Microcontroller architecture, instruction set and concepts of pipeline in the field of embedded systems.

Need of the Guest Lecture:

- To present an over view of theoretical and programming concepts related to ARM Microcontrollers which will be beneficial to students to start writing programs and to take up mini and major projects.
- To motivate students to pursue the course "Microprocessors and Microcontrollers" with a perspective of practical applications.
- To help students understand the importance of microcontrollers To encourage students to apply the concepts in writing programs and in building projects. To enlighten the students regarding the present day scenario and how powerful ARM processors are in industry.

Report:

The session started at 11:00 AM by course coordinator Ms. G.Sreelakshmi by welcoming the guest speaker and participants. Later she introduced guest speaker Dr.Santanu Chattapadhyay, Professor, IIT Kharagpur. Around 120 students participated in guest lecture from all sections of 3 year and got benefited. The resource person clearly explained about importance of microcontrollers and role of ARM microcontrollers and how it is different from other microcontrollers.

In his talk he highlighted few points about ARM Architecture.

- . Register dominated Architecture
- ARM consists of Barrel shifter
- Which stage pipeline is suggested and structure of ARM pipeline
- ARM pipeline fetch, decode and execution and how Execute stage is split into 3 stages
- JTAG provision
- Instruction Memory and Data memory
- How to avoid data dependencies

- Multiply Accumulate Instructions help for signal processing applications.
- Multiple load/store instructions
- Current program status registers
- Nested subprogram issue is solved used stack, Link reg.
- Modes of operation: System mode, user mode, irq, Supervisor mode and Fast Interrupt Queue (FIQ).
- THUMB instruction set
- Little Endian and Big-Endian format.
- Auto implement structures
- STMFD stored multiple Full Descending
- MULA

Event Photos:










ARM7 Vector Table

Exception type	Mode	Vector address
Reset	Supervisor	0x00000000
Undefined instruction	Undefined	0x00000004
Software interrupt (SWI)	Supervisor	0x00000008
Prefetch abort (instruction fetch abort)	Abort	0x0000000C
Data abort (data access memory abort)	Abort	0x00000010
IRQ (interrupt)	IRQ	0x00000018
FIQ (fast interrupt)	FIQ	0x0000001C

Event Feed Back:





Report of

“PAPER PRO an online Paper Presentation competition”

Organized by IEEE CAS Student Branch Chapter-GCET

Dates: 23rd November to 30th November

- *No. of Student Registrations: 7*
- *No. of Student participants: 7*
- *Target Students: B.Tech II, III Yr and IV Yr Students*
- *No. of IEEE Student Member participants: 3*
- *No. of Non-IEEE Student Member participants: 4*
- *Registration Fee: Nil*

Agenda: To promote a thorough conceptual understanding of Recent trends in Electronics

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized "PAPER PRO" an online Paper Presentation competition on Recent trends in Electronics. This was the online Paper Presentation competition conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote a thorough conceptual understanding of Recent trends in electronics .





IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
presents

PAPER PRO



- a paper presentation competition

Theme | Trending technologies in Electronics

Participate and win exciting prizes

Deadline
30th NOVEMBER 2021



 /ieee_gcetsb

 /IEEE-GCETSB

The winners of "TEHPIC" an online Poster Presentation competition are:

s.no	Name	College	Cash prize	poster
1	Kandula Vineela	Geethanjali College of Engineering and Technology	1500	WIRELESS CHARGING - 18R11A0425 KANDULA VINEELA.docx

Event Coordinators:

1. M. Keerthana (18R11A0432 : ECE-3A)
2. Y. Saketh (18R11A0446 : ECE-3A)
3. G.Akhila (18R11A0463 : ECE-3B)
4. G.Haasya (18R11A04A8 : ECE-3C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET



Report on

Guest lecture on “VLSI Design Flow”

Date: 29/11/2021

Department of ECE IEEE_CAS has organized a guest lecture on “**VLSI Design flow**” on 29th November, 2021 for the students who are interested in the core area of ECE Department.

Faculty Coordinator:

Ms. G. Sree Lakshmi, Faculty Advisor IEEE CAS GCET SBC.

Resource person:

Mr. K.Prashanth (Alumni GCET), Trained in Verilog HDL and System Verilog from industry

The main objective of this guest lecture is to motivate students to get into the core area with the inspiration of their senior students.

Session started by introducing K. Prashanth to students. He started the session with differences between combinational and sequential circuits, importance of latch, flip-flops, how to build concepts from small design to large design. As an example D-FF, 4-bit counter, counting a given sequence, mod N counters, designing of seconds, minutes and Hrs in a clock. During his session he also explained about Blocking and Non-Blocking Assign statements.

He also explained the concept how to generate numbers based on place value and how to start analyzing a given statement. He stressed that most important combinational blocks are Vectored mux, Vectored Adder and Vectored Comparator where any combinational circuit can be designed using only these three basic circuits.





IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
presents

GUEST LECTURE


Date:
29th November
2021


Time:
9.00 A.M


Speakers:
 Mr. K.Prashanth
 (Alumni GCET)
 Trained in Verilog
 HDL and System
 Verilog from industry

Geethanjali college of
Engineering and Technology

Theme VLSI DESIGN FLOW

Facebook: /ieee_gcetslo

f /IEEE-GCETSB





Report on

One day workshop on “Open Source Tools in VLSI”

Date: 29/11/2021

Department of ECE under IEEE CAS GCET SBC has organized a one day workshop on “**Sequential circuits**” on 29th November, 2021 for the students who are interested in the core area of ECE Department.

Faculty Coordinator:


Ms. G. Sree Lakshmi, Faculty Advisor IEEE CAS GCET SBC

Resource person:


Mr. K.Prashanth (Alumni GCET), Trained in Verilog HDL and System Verilog from industry


The main objective of this workshop is to motivate students to get into the core area with the inspiration of their senior students.

Session started by introducing K. Prashanth to students. He started the session with differences between combinational and sequential circuits, importance of latch, flip-flops, how to build concepts from small design to large design. As an example D-FF, 4-bit counter, counting a given sequence, mod N counters, designing of seconds, minutes and Hrs in a clock. During his session he also explained about Blocking and Non-Blocking Assign statements. Session went upto 12:30 PM and in the afternoon session they practiced on Modelsim software.



He also explained the concept how to generate numbers based on place value and how to start analyzing a given statement.





Attendance statement:

COE-VIIE				
18/01/2024				
Log in: 9:00 am				
Log out: 12:30 pm				
S.No	Roll no	Name of the Student	Signature	Signature
1	19R11A0433	P. Vaidhyan	06	
2	19R11A0414	T. Soudhakar	07	
3	19R11A0448	V. Venkatesh Soudhakar	08	
4	19R11A0454	P. Soudhakar	09	
5	19R11A0443	K. Soudhakar	10	
6	19R11A0444	A. Soudhakar	11	
7	19R11A0445	C. Soudhakar	12	
8	19R11A0446	M. Soudhakar	13	
9	19R11A0447	G. Soudhakar	14	
10	19R11A0448	C. Soudhakar	15	
11	19R11A0449	K. Soudhakar	16	
12	19R11A0450	B. Soudhakar	17	
13	19R11A0451	A. Soudhakar	18	
14	19R11A0452	K. Soudhakar	19	
15	19R11A0453	Soudhakar	20	
16	19R11A0454	K. Soudhakar	21	
17	19R11A0455	V. Soudhakar	22	
18	19R11A0456	J. Soudhakar	23	
19	19R11A0457	B. Soudhakar	24	
20	20R15A0403	N. Soudhakar	25	
21	20R15A0404	V. Soudhakar	26	
22	20R15A0405	V. Soudhakar	27	
23	20R15A0406	T. S. V. Soudhakar	28	
24	20R15A0407	P. R. Soudhakar	29	
25	20R15A0408	M. Soudhakar	30	
26	19R11A0458	S. Soudhakar	31	
27	19R11A0459	J. Soudhakar	32	
28	19R11A0460	A. Soudhakar	33	
29	19R11A0461	S. Soudhakar	34	
30	19R11A0462	V. Soudhakar	35	
31	19R11A0463	V. Soudhakar	36	
32	19R11A0464	K. Soudhakar	37	
33	19R11A0465	T. Soudhakar	38	
34	19R11A0466	S. Soudhakar	39	
35	19R11A0467	B. Soudhakar	40	
36	19R11A0468	S. Soudhakar	41	
37	19R11A0469	B. Soudhakar	42	
38	19R11A0470	S. Soudhakar	43	
39	19R11A0471	S. Soudhakar	44	
40	19R11A0472	S. Soudhakar	45	
41	19R11A0473	S. Soudhakar	46	
42	19R11A0474	S. Soudhakar	47	
43	19R11A0475	S. Soudhakar	48	
44	19R11A0476	S. Soudhakar	49	
45	19R11A0477	S. Soudhakar	50	
46	19R11A0478	S. Soudhakar	51	
47	19R11A0479	S. Soudhakar	52	
48	19R11A0480	S. Soudhakar	53	
49	19R11A0481	S. Soudhakar	54	
50	19R11A0482	S. Soudhakar	55	
51	19R11A0483	S. Soudhakar	56	
52	19R11A0484	S. Soudhakar	57	
53	19R11A0485	S. Soudhakar	58	
54	19R11A0486	S. Soudhakar	59	
55	19R11A0487	S. Soudhakar	60	
56	19R11A0488	S. Soudhakar	61	
57	19R11A0489	S. Soudhakar	62	
58	19R11A0490	S. Soudhakar	63	
59	19R11A0491	S. Soudhakar	64	
60	19R11A0492	S. Soudhakar	65	
61	19R11A0493	S. Soudhakar	66	
62	19R11A0494	S. Soudhakar	67	
63	19R11A0495	S. Soudhakar	68	
64	19R11A0496	S. Soudhakar	69	
65	19R11A0497	S. Soudhakar	70	
66	19R11A0498	S. Soudhakar	71	
67	19R11A0499	S. Soudhakar	72	
68	19R11A0500	S. Soudhakar	73	
69	19R11A0501	S. Soudhakar	74	
70	19R11A0502	S. Soudhakar	75	
71	19R11A0503	S. Soudhakar	76	
72	19R11A0504	S. Soudhakar	77	
73	19R11A0505	S. Soudhakar	78	
74	19R11A0506	S. Soudhakar	79	
75	19R11A0507	S. Soudhakar	80	
76	19R11A0508	S. Soudhakar	81	
77	19R11A0509	S. Soudhakar	82	
78	19R11A0510	S. Soudhakar	83	
79	19R11A0511	S. Soudhakar	84	
80	19R11A0512	S. Soudhakar	85	
81	19R11A0513	S. Soudhakar	86	
82	19R11A0514	S. Soudhakar	87	
83	19R11A0515	S. Soudhakar	88	
84	19R11A0516	S. Soudhakar	89	
85	19R11A0517	S. Soudhakar	90	
86	19R11A0518	S. Soudhakar	91	
87	19R11A0519	S. Soudhakar	92	
88	19R11A0520	S. Soudhakar	93	
89	19R11A0521	S. Soudhakar	94	
90	19R11A0522	S. Soudhakar	95	
91	19R11A0523	S. Soudhakar	96	
92	19R11A0524	S. Soudhakar	97	
93	19R11A0525	S. Soudhakar	98	
94	19R11A0526	S. Soudhakar	99	
95	19R11A0527	S. Soudhakar	100	

Total No. of students Attended :48

Feedback Analysis Report

The feedback was received from the participants and the summary is as follows.

1. The workshop was applicable to my area of interest:

- ☐ 80% Strongly Agreed.
- ☐ 10% Agreed to large extent
- ☐ 10% Agreed

2. The program was well paced within the allotted time

- ☐ 70% Strongly Agreed.
- ☐ 20% Agreed to large extent
- ☐ 10% Agreed

3. The material was presented in an organized manner

- ☐ 80% Strongly Agreed.
- ☐ 20% Agreed to large extent

4. The instructors were good communicators

- ☐ 80% Strongly Agreed.
- ☐ 20% Agreed to large extent

5. The instructors were knowledgeable on the topics

- ☐ 80% Strongly Agreed.
- ☐ 20% Agreed to large extent

6. The workshop improved my understanding of the topics

- ☐ 70% Strongly Agreed.
- ☐ 30% Agreed to large extent

7. I understood the concepts presented in the workshop

- ☐ 70% Strongly Agreed.
- ☐ 30% Agreed to large extent

8. The knowledge and skills I learned will be useful to me in my professional career.

- ☐ 80% Strongly Agreed.

☐ 20% Agreed to large extent

9. I would attend other workshops offered by these Facilitators in future

☐ 80% Strongly Agreed.

☐ 20% Agreed to large extent

10. What did you most appreciate/enjoy/think best about the course?

✓ Way of building concept from latch, flip-flop, counter to application

✓ Building logic and how to start

✓ Easy to understand and write the code.

11. Any suggestions for improvement?

☐ More number of days required

48 students benefited from this workshop and most of them strongly decided to do job in VLSI core area.

Ms.G.Sreelakshmi
Faculty Advisor,
IEEE_CAS

Prof.OV.P.R.Sivakumar
Advisor, IEEE_CAS

Dr.S.Suryanarayana
Professor & HOD

Prof.B.Harikumar
Professor, Dean SE&CE



Report of

“Satvara Think-Quick 5 .0 On-line Quiz Competition”

Organized by IEEE CAS Student Branch Chapter-GCET


Dates: 5th December 2021. From 07:00 PM To 07:30 PM

- No. of Student Registrations: 116
- No. of Student participants: 93
- Target Students: B.Tech II and III Yr Students of Geethanjali college
- No. of IEEE Student Member participants: 16
- No. of Non-IEEE Student Member participants: 77
- Registration Fee: Nil

Agenda: To promote a thorough conceptual understanding of Digital Electronics and its related areas

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized "SATVARA-Think quick!! 5.0" an online quiz competition on digital electronics and its related areas. This was the online quiz competition conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote a thorough conceptual understanding of digital electronics. It consisted of 20 questions related to digital electronics.



IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
Under "2021 IEEE CAS Society for Student Branch Chapters"
presents

SATVARA - 5.0

Think quick!!

5-12-2021 | 07:00 PM IST

Participate & win exciting prizes

Register at:
<https://bit.ly/ieeegcetsatvara5>

 /ieeegcetsb  /IEEE-GCETSB

The winners of SATVARA-Think quick!! 4.0 Online Quiz competition are:

s.n o	Name	Percent age	College	Prize
1	CHAMAKURA SUSHANT KUMAR	75%	GCET	IEEE CAS MEMBERSHIP

	REDDY			
2	Anusha Samala	70%	GCET	IEEE CAS MEMBERSHIP
3	P.Bhavya Sai	65%	GCET	IEEE CAS MEMBERSHIP
4	Mangolu Vandana devi	65%	GCET	IEEE CAS MEMBERSHIP
5	Boda Niharika	65%	GCET	IEEE CAS MEMBERSHIP

The winners of satvara 5.0 were awarded with IEEE CAS memberships sponsored from our college

Event Coordinators:

1. M. Keerthana (18R11A0432: ECE4A)
2. Y. Saketh (18R11A0446: ECE-4A)
3. G.Akhila (18R11A0463: ECE-4B)
4. G.Haasya (18R11A04A8: ECE-4C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET



Report of Webinar on “How to select your final year project”

Organized by IEEE CAS Student Branch Chapter-GCET

Dates: 10th December 2021. From 6:30 PM To 7:30 PM

- No. of Student Registrations: 30
- No. of Student participants: 22
- Target Students: B.Tech II and III Yr Students of GCET
- Registration Fee: Nil
- Speakers: Haasya Godavarthy, 4th year ECE, Geethanjali College of Engineering and Technology.

Agenda: To promote a thorough understanding of Selection of final year project in electronics and communications domine

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized a Webinar on "How to select your final year project" an online webinar targeting II and III yr students of Geethanjali college of engineering and technology. This was the online webinar competition conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote the importance of final year projects and various domains available to select the project in ECE . It consisted of common FAQ, platforms available to do projects, Ideas for projects

Event Poster:



The poster features a colorful geometric background with shades of green, blue, and orange. At the top, there are three logos: a stylized 'G' on the left, the IEEE GCET-SB logo in the center, and the CAS logo on the right. Below the logos, the text 'IEEE Circuits and Systems Society Student Branch Chapter Geethanjali College of Engineering and Technology presents' is displayed. The word 'WEBINAR' is prominently shown in large, bold, black letters with a pink and blue shadow effect. To the right of 'WEBINAR', a green-bordered box contains the speaker's name and affiliation. Below 'WEBINAR', a grey rounded rectangle contains the date and time. To the left of the 'Theme' text, a location pin icon is followed by the Google Meet link. At the bottom, there are social media icons for Instagram and Facebook with their respective handles.

*IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
presents*

WEBINAR

Speaker:
Haasya Godavarthy
4th year ECE,
Geethanjali College
of Engineering and
Technology.

 **Date:**
10th December
2021

 **Time:**
6.30 p.m

 **Google meet**
<http://meet.google.com/aao-iihf-tqf>

Theme



**How to select your
final year project**

 /ieee_gcetsb

 /IEEE-GCETSB

Event images:

The image displays two screenshots of a Google Meet session. The top screenshot shows a presentation slide titled "1. DSP/Digital Image Processing/Embedded/IOT Applications - using LABVIEW Software". The slide lists four topics: 1. DSP/Digital Image Processing/Embedded/IOT Applications - using LABVIEW Software, 2. Antenna Design and Fabrication/Testing, 3. Circuit Design, Communication and DSP, MATLAB/SIMULINK/MATLAB/OCTAVE/ Code Composer Studio Software, and 4. Embedded Hardware and Software Projects (Micro Controller / Arduino/ RaspberryPi based): ASM, Embedded C and Python based Application Code development. The bottom screenshot shows a presentation slide titled "Software Project Domains". The slide features a diagram illustrating the domains of software project development, including: 1. Software Development, 2. Software Testing, 3. Software Deployment, 4. Software Maintenance, 5. Software Configuration Management, 6. Software Requirements Management, 7. Software Project Management, 8. Software Quality Management, 9. Software Security Management, 10. Software Compliance Management, 11. Software Risk Management, 12. Software Change Management, 13. Software Configuration Management, 14. Software Requirements Management, 15. Software Project Management, 16. Software Quality Management, 17. Software Security Management, 18. Software Compliance Management, 19. Software Risk Management, 20. Software Change Management. The interface includes a "People" list on the right, showing participants like Haasya Godavarthy, Keerthana Mami..., and GANTI SREELAKSHMI G... The bottom status bar shows the time as 6:41 PM and 6:44 PM, and the URL as meet.google.com/aao-ihf-tqf.



Meet - aao-3hf-tqf

meet.google.com/aao-3hf-tqf?pli=1

Apps YouTube Maps Gmail

Reading list

Haseya Godavarthy is presenting

Share & Collaborate

Participants

20R1IA0431 LING...

20R1IA0431 DSHAR...

20R1IA0433 MAD...

2 others

You

6:51 PM | aao-3hf-tqf

Type here to search

25°C Haze

6:51 PM 12/13/2021

Meet - aao-3hf-tqf

meet.google.com/aao-3hf-tqf?pli=1

Apps YouTube Maps Gmail

Reading list

Haseya Godavarthy is presenting

Share & Collaborate

Participants

20R1IA0421 SALA...

20R1IA0433 MAD...

2 others



You


6:51 PM | aao-3hf-tqf

Type here to search

25°C Haze

6:51 PM 12/13/2021





Event Coordinators:

1. M. Keerthana (18R11A0432 : ECE4A)
2. Y. Saketh (18R11A0446 : ECE-4A)
3. G.Akhila (18R11A0463 : ECE-4B)
4. G.Haasya (18R11A04A8 : ECE-4C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET



Report of Webinar on “Benefits of IEEE Membership”

Organized by IEEE CAS Student Branch Chapter-GCET

Dates: 11th December 2021. From 06:30 PM To 07:15 PM


- No. of Student Registrations: 40
- No. of Student participants: 24
- Target Students: B.Tech II and III Yr Students of GCET
- Registration Fee: Nill
- Speakers:
 - 1) Vishwa Prakash chary Vadla (Secretary for IEEE GCET SB (17-18), Chair for IEEE CAS GCET SBC (18-19)

Agenda: To promote a thorough understanding of IEEE membership and its benefits

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized a Webinar on "Benefits of IEEE membership " an online webinar targeting II and III yr students of Geethanjali college of engineering and technology. This was the online webinar competition conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote the importance and benefits and importance of IEEE .It consisted of common FAQ, IEEE in GCET, IEEE funding for GCET and IEEE societies.

Event Poster:



*IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
presents*

WEBINAR

 Date: 11th December 2021	 Time: 6.30 p.m
---	--

Speakers:
Alumni of
Geethanjali College
of Engineering and
Technology.

 **Google meet**
<http://meet.google.com/aao-iihf-tqf>


Theme

Benefits of IEEE and
IEEE CAS membership

 /ieee_gcetsb

 /IEEE-GCETSB

Event images:



IEEE GCET SB SOCIETIES






»« IEEE GCET FUNDING

CAS
FOR CALIFORNIA AND INTERNATIONAL SOCIETY

FUNDING	SOCIETIES	YEAR
\$12Q0	CAS	2021
\$1200	CAS	2021
\$300	SPS	2021
\$500	SSIT	2021
6150	CS	2020



Links shared in webinar:

<https://www.ieee.org/about/at-a-glance.html>

<https://hac.ieee.org/funding-opportunities/sight-projects/>

<https://students.ieee.org/funding/>

<https://students.ieee.org/student-branch-officer-responsibilities-and-administration/>

<https://www.ieee.org/about/employers-job-seekers.html>

<https://www.ieee-cas.org/distinguished-lectures>

Event Coordinators:

1. M. Keerthana (18R11A0432 : ECE4A)
2. Y. Saketh (18R11A0446 : ECE-4A)
3. G.Akhila (18R11A0463 : ECE-4B)
4. G.Haasya (18R11A04A8 : ECE-4C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET



Report of Webinar on “Benefits of IEEE Membership”

Organized by IEEE CAS Student Branch Chapter-GCET

Dates: 11th December 2021. From 06:30 PM To 07:15 PM


- No. of Student Registrations: 40
- No. of Student participants: 24
- Target Students: B.Tech II and III Yr Students of GCET
- Registration Fee: Nill
- Speakers:
 - 1) Vishwa Prakash chary Vadla (Secretary for IEEE GCET SB (17-18), Chair for IEEE CAS GCET SBC (18-19)

Agenda: To promote a thorough understanding of IEEE membership and its benefits

About Event:

IEEE Circuits and Systems Society Student Branch Chapter GCET organized a Webinar on "Benefits of IEEE membership " an online webinar targeting II and III yr students of Geethanjali college of engineering and technology. This was the online webinar competition conducted by IEEE CAS SBC GCET and the motto behind conducting this event is to promote the importance and benefits and importance of IEEE .It consisted of common FAQ, IEEE in GCET, IEEE funding for GCET and IEEE societies.

Event Poster:



The poster features a colorful geometric background with shades of green, blue, and orange. At the top left is a stylized 'G' logo. In the center top is the IEEE GCET-SB logo, and at the top right is the CAS logo. The main title 'WEBINAR' is in large, bold, black letters with a pink and blue shadow effect. Below it, a rounded rectangle contains the date and time. To the right, a green-bordered box lists the speakers. At the bottom left, a location pin icon precedes the Google Meet link. In the center bottom, the word 'Theme' is followed by a box containing the topic. At the very bottom, social media handles for Instagram and Facebook are provided.

*IEEE Circuits and Systems Society Student Branch Chapter
Geethanjali College of Engineering and Technology
presents*

WEBINAR

 **Date:** 11th December 2021 |  **Time:** 6.30 p.m


Speakers:
Alumni of
Geethanjali College
of Engineering and
Technology.

 **Google meet**
<http://meet.google.com/aao-iihf-tqf>

Theme Benefits of IEEE and IEEE CAS membership

 /ieee_gcetsb  /IEEE-GCETSB

Event images:



IEEE GCET SB SOCIETIES





><< IEEE GCET FUNDING

CAS
FOR CALIFORNIA AND INTERNATIONAL SOCIETY

FUNDING	SOCIETIES	YEAR
\$12Q0	CAS	2021
\$1200	CAS	2021
\$300	SPS	2021
\$500	SSIT	2021
6150	CS	2020

<https://www.ieee.org/about/at-a-glance.html>
<https://hac.ieee.org/funding-opportunities/sight-projects/>
<https://students.ieee.org/funding/>
<https://students.ieee.org/student-branch-officer-responsibilities-and-administration/>
<https://www.ieee.org/about/employers-job-seekers.html>

<https://www.ieee-cas.org/distinguished-lectures>

Event Coordinators:

1. M. Keerthana (18R11A0432 : ECE4A)
2. Y. Saketh (18R11A0446 : ECE-4A)
3. G.Akhila (18R11A0463 : ECE-4B)
4. G.Haasya (18R11A04A8 : ECE-4C)

Report prepared and drafted by:

M. Keerthana

Chair, IEEE SB GCET