

1. Von Neumann and array processor are different types of computer architecture.

One feature of Von Neumann architecture is that instructions are executed in a linear sequence.

- i. Give **three** other features.

1

2

3

[3]

- ii. Describe what is meant by array processor architecture.

[2]

- iii. Give **one** advantage and **one** disadvantage, other than cost, of using Von Neumann compared with array processor architectures.

Advantage .....

- iv.

v.

vi.

Disd vantag  
e

vii.

viii.  
ix. [2]

2. Processors following the Von Neumann Architecture use registers.

i. Describe what is meant by the term 'register'.

[2]

ii. Give **one** other feature of the Von Neumann Architecture.

[1]

3. A digital coffee making machine has a CPU that uses the Little Man Computer Instruction Set.

Little Man Computer operates on a computer system based on the Von Neumann Architecture.

- i. State **two** features of the Von Neumann architecture.

**1**

**2**

- v. Describe **one** feature, **not** part of the standard Von Neumann Architecture, which contemporary CPUs may have in order to improve performance.

**[2]**

**END OF QUESTION PAPER**



# Mark scheme

Question			Answer/Indicative content	Marks	Guidance
1		i	<ul style="list-style-type: none"> <li>Single control unit</li> <li>One instruction at a time</li> <li>Uses fetch execute <b>cycle</b></li> <li>Program &amp; data stored together / program &amp; data in same format</li> </ul>	3	Accept single ALU  Allow FDE Location TV  <b>Examiner's Comments</b>  A significant amount of candidates gave a single processor as a response to this question which was judged to not be sufficient for this level of examination.
		ii	<ul style="list-style-type: none"> <li>Single Instruction Multiple Data (SIMD)</li> <li>Allows same instruction to operate simultaneously on multiple data locations / many ALU's</li> </ul>	2	<b>Examiner's Comments</b>  Well answered by most candidates with almost all getting at least one mark and a large proportion getting both marks.
		iii	<i>Advantage</i> <ul style="list-style-type: none"> <li>Simpler operating system / easier to program</li> </ul> <i>Disadvantage</i> <ul style="list-style-type: none"> <li>Slower than array processing on large sets of data</li> </ul>	2	Disadvantage must be a comparison to an array processor Accept SIMD for array processing  <b>Examiner's Comments</b>  A large number of candidates were of the opinion that "Slower" or "Not as fast" was sufficient for this. It was not.
			<b>Total</b>	<b>7</b>	
2		i	-Small piece of memory / used for storing data (1) -Within the processor (1)	2  <b>AO1.1</b>	Accept 'location' for MP1  <b>Examiner's Comment</b> Most candidates described a register as 'a memory location' with many going on to add 'in the processor' therefore achieving full marks.
		ii	-Single control unit (1) -Single ALU (1) -Follows fetch, decode, execute cycle (1) -Data and Instructions stored in the same memory / format(1)  (Max 1)	1  <b>AO1.1</b>	Do not accept use registers – in the question  <b>Examiner's Comment</b> A number of different correct responses were offered however. Most candidates achieved the mark.
			<b>Total</b>	<b>3</b>	
3		i	<ul style="list-style-type: none"> <li>(Single) Control Unit</li> <li>(Single) Arithmetic Logic Unit</li> <li>(Special) registers within CPU</li> <li>Instructions and Data stored in same area of memory</li> <li>Instructions and Data stored in same format</li> <li>A single set of buses / same bus for instructions &amp; data (to connect CPU to Memory and I/O)</li> </ul> (1 Mark per -, Max 2)	2 (AO1.1)	Accept acronyms ALU,CU  <b>Examiner's Comments</b>  The majority of candidates answered this question well although some candidates stated that 'instructions and data are stored in the same memory location' more attention to detail is required at this level of study.

		ii	<p>Two separate areas of memory... ...one for instructions &amp; one for data./instructions and data can be accessed concurrently.</p> <p>Different (sets of) buses... ... one for instructions &amp; one for data./ instructions and data can be accessed concurrently.</p> <p>Pipelining... ...whilst an instruction is being executed the next can be decoded and the subsequent one fetched.</p> <p>Use of Cache... ...A small amount of high performance memory is (next to the CPU) / which stores frequently used data/instructions</p> <p>Virtual cores/Hyper-threadingTM ... ...Treating a physical core as two virtual cores.</p> <p>Multiple Cores... ...Each core acts as a separate processing unit.</p> <p>Onboard Graphics... ...Built in circuitry for graphics processing.</p> <p>(1 Mark for identifying feature, 1 mark for description)</p>	2 (AO1.2)	<p>Accept any reasonable description.</p> <p>Do not accept "64-bit"</p> <p>e.g. Performance boosting mode... ...Clock speed can be temporarily increased for performance boost.</p> <p>Out of Order Execution... ...Instructions can be executed before earlier ones if they are ready.</p> <p>Super Scalar... ...Multiple instructions can be executed simultaneously</p> <p><b><u>Examiner's Comments</u></b></p> <p>A whole range of features were accepted for this question. Most candidates stated an appropriate feature but some then did not go on to describe how the feature improved performance.</p>
			<b>Total</b>	<b>4</b>	