

Test pitanja iz VHDL-a, 2021

1. Sta je pravo ime za VHDL?

- a) Verilog Hardware Description Language
- b) Very High speed Description Language
- c) Very high speed Hardware Description Language
- d) Variable Hardware Description Language

2. Koji je su od sledecih HDL jezika IEEE standardi?

- a) C i C++
- b) Altera i Xilinx
- c) Quartus II i MaxPlus I

d) VHDL i Verilog

3. Sta je od donjeg karakteristika VHDL-a?

- a) Strongly typed language
- b) Case sensitive
- c) Use of simple data types
- d) Based on C programming language

4. Koje od sledecih blokova sadrzi osnovni VHDL program?

- a) Architecture
- b) Process
- c) Entity
- d) Package

5. Opis kola je dat u:

- a) Configuration
- b) Entity
- c) Library
- d) Architecture

6. Jedan entitet moze da sadrzi vise od 1-dne arhitekture?

- a) False
- b) True

7. U VHDL-u, Bus tip je?

- a) Drive
- b) Constant
- c) Variable
- d) Signal

8. Sta od sledeceg nije definisano u entitetu?

- a) Direction of any signal
- b) Names of signal
- c) Behaviour of the signals
- d) Directions

9. Sta od sledecega moze biti ime entiteta?

- a) Nand_gate
- b) NAND
- c) AND
- d) IF

10. Koja je od sledecih korektna sintaksa za deklaraciju entiteta?

a)

```
ENTITY entity_name IS
  PORT( signal_names : signal_modes;
        signal_names : signal_modes);
END entity_name;
```

b)

```
ENTITY entity_name
  PORT( signal_names : signal_modes;
        signal_names : signal_modes);
END ENTITY
```

11. Sta je tacna deklaracija i definicija arhitekture?

a)

```
ARCHITECTURE architecture_type OF entity_name IS
  Declarations_for_architecture;
BEGIN
  Code;
  ....
END architecture_name;
```

b)

```
ARCHITECTURE architecture_name OF entity_name IS
  BEGIN
    Declarations_for_architecture;
    Code;
    ....
```

```
END architecture_name;
```

c)

```
ARCHITECTURE architecture_type OF entity_name IS
BEGIN
  Declarations_for_architecture;
  Code;
  ....
END architecture_type;
```

d)

```
ARCHITECTURE architecture_name OF entity_name IS
  Declarations_for_architecture
BEGIN
  Code;
  ....
END architecture_name;
```

12. SIGNED i UNSIGNED data tipovi su definisani u?

- a) std_logic_1164 package
- b) std_logic package
- c) std_logic_arith package
- d) standard package

13. Koju vrijednost poprima x u sledecem kodu?

```
SIGNAL x : IN UNSIGNED (3 DOWNT0 0 );
x <= "1100";
```

- a) 12
- b) 5
- c) -5
- d) 14

14. SIGNAL a : REAL; sta je od donjeg nedozvoljeno pridruzivanje za a)?

- a) $a \leq 1.8$
- b) $a \leq 1.0 \text{ E}10$
- c) $a \leq 1.0 \text{ E}-10$
- d) $a \leq 1.0 \text{ ns}$

15. Vise dimenzionalni nizovi se mogu upotrijebiti za implementaciju memorije?

- a) True.
- b) False.

16. Sta od sledeceg ne moze biti vrijednost za x? Pogledaj donji kod?

```
TYPE color IS (red, green, blue, black, white, gray);
```

```
SUBTYPE primary IS color RANGE red to blue;
```

```
VARIABLE x: primary;
```

a) White

b) Red

c) Green

d) Blue

17. Koliko bitova moze biti smjesteno u promenljivu array2

```
TYPE array1 IS ARRAY ( 0 TO 3 ) OF BIT_VECTOR (3 DOWNT0 0 );
```

```
TYPE array2 IS ARRAY ( 0 TO 3 ) OF array1;
```

a) 16

b) 9

c) 64

d) 27

18. Korisnik moze definisati svoj integer tip?

a) False

b) True

19. U VHDL mozete primijeniti osnovne aritmeticke operacije nad razlicitim tipovima podataka?

a) True

b) False

20. U donjem kodu sta ce biti greska pri kompilaciji?

```
TYPE my_int IS INTEGER RANGE -32 TO 32;
```

```
TYPE other_int IS INTEGER RANGE 0 TO 100;
```

```
SIGNAL x : my_int;
```

```
SIGNAL y : other_int;
```

```
y <= x + 2;
```

```
...
```

a) Type mismatch

b) Syntax problem

c) No declaration

d) Can't compile

21. Kojeg tip ce biti vrijednost y poslije izvršavanja sledeceg koda, koliko bita?

```
Library ieee;
```

```
USE ieee.std_logic_1164.all;
```

```
USE ieee.std_logic_arith.all;
```

```
...
```

```
SIGNAL m : UNSIGNED (3 DOWNT0 0);
```

```
SIGNAL n : UNSIGNED (3 DOWNT0 0);
```

```
SIGNAL y : STD_LOGIC_VECTOR (7 DOWNT0 0);
```

```
y <= CONV_STD_LOGIC_VECTOR ((m+n), 8);
```

...

- a) 8- bit STD_LOGIC_VECTOR m+n
- b) 8- bit UNSIGNED m+n
- c) 4- bit STD_LOGIC m+n
- d) Error

22. Koji od donjih operatora nije operator pridruzivanja?

- a) <=
- b) :=
- c) =>
- d) =

23. A VARIABLE y je deklarirana kao STD_LOGIC_VECTOR tip, 4 bita, ako želiš da pridružiš 1001 za y, koji je pravi izraz ?

- a) y <= "1001"
- b) y := "1001"
- c) y <= '1', '0', '0', '1'
- d) y => "1001"

24. Sta je funkcija shift operatora?

- a) To shift the data
- b) To shift the identifiers
- c) To shift the operators
- d) To shift the STD_LOGIC_VECTOR

25. a <= b after 10ns; u ovoj rečenici se definiše delay?

- a) False
- b) True

26. Koje je kolo definisano donjim kodom?

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY my_func IS
PORT(x, a, b : IN std_logic;
q : OUT std_logic);
END my_func;
ARCHITECTURE behavior OF my_func IS
SIGNAL s : INTEGER;
BEGIN
WITH s SELECT
q <= a AFTER 10 ns WHEN 0;
    b AFTER 10 ns WHEN 1;
s <= 0 WHEN x = '0' ELSE
    1 WHEN x = '1';
END behavior;
```

- a) AND gate
- b) OR gate

c) MUX 2:1

d) DEMUX 1:2

27. U kojem dijelu VHDL koda se definise generic, dati primjer?

a) Package declaration

b) Entity

c) Architecture

d) Configurations

entity counter_example is

generic7(

count_width

: integer :=8);

port (clock : in std_logic;

reset: in std_logic;

count:out std_logic_vector(count_width(1 downto 0));

end entity counter_example;

28. Ako postoji vise procesa u VHDL kodu kako se oni izvrsavaju?

a) One after the other

b) Sequentially

c) According to sensitivity list

d) Concurrently

29. Local varijable u procesu mogu biti definisane na kojem mjestu?

a) Anywhere within the process

b) After a sequential statement

c) Before the BEGIN keyword

d) After the BEGIN keyword

30. Koja je o donjih ispravna sintaksa za deklaraciju procesa ?

a)

```
{Label :} PROCESS
{process_declaration_part};
sensitivity_list;
BEGIN
sequential_statements;
END PROCESS {Label};
```

b)

```
PROCESS {sensitivity_list}
{process_declaration_part}
BEGIN
sequential_statements;
END PROCESS {Label};
```

c)

```
{Label :} PROCESS
{process_declaration_part}
BEGIN
sensitivity_list;
sequential_statements;
END PROCESS;
```

d)

```
{Label :} PROCESS {sensitivity_list}
{process_declaration_part}
BEGIN
sequential_statements;
END PROCESS {Label};
```

31. Koja od donjih ključnih riječi ne pripada If naredbi?

- a) ELSE
- b) THEN
- c) ELSIF
- d) CASE

32. Koliko iteracija će se odraditi u donjoj for petlji?

```
FOR i IN 0 TO 6 LOOP
```

- a) 6
- b) 4
- c) 5
- d) 7

33. Koja je od donjih tačna upotreba signala?

- a) To set default value
- b) To declare a variable
- c) To represent local information
- d) To pass value between circuits

34. Koja je od donjih promenljivih lokalna za blok u kojem se deklarise?

- a) Signal
- b) Variable

- c) Constant
- d) Float

35. Konstanta koja je definisana u ARCHITECTURE, bice dostupna

- a) In the process within the architecture
- b) Whole code
- c) Within the same architecture**
- d) In the entity associated and corresponding architecture

36. U procesu se dodjeljuje variabla, nova vrijednost se dodjeljuje

- a) After one delta cycle
- b) Immediately**
- c) At the end of a process
- d) At the end of architecture

37. Ne postoji delay u slucaju signala

- a) True**
- b) False

38. Sta je tacno u vezi package?

- a) Package is collection of libraries
- b) Library is collection of packages**
- c) Package is collection of entities
- d) Package is collection of the components
- e) Entity is collection of packages

39. Ono sto je deklarirano u package je vidljivo za:

- a) Every design unit
- b) Package body only
- c) Library containing that package
- d) Design unit that USE the package**

40. Koji je standardni package ukljucen u VHDL kod i ne mora se deklarirati?

a) STANDARD

- b) STD_LOGIC_1164
- c) TEXTIO
- d) STD_LOGIC_ARITH

41. Funkcija se poziva iz:

- a) Function itself
- b) Library
- c) Main code**
- d) Package

42. Koliko vracenih vrijednosti posjeduje funkcija?

- a) 1
- b) 2
- c) 3
- d) 4

43. Da li funkcija u VHDLu moze imati vise parametara

a) False

b) True

44. Sta od sledeceg ne moze biti parameter funkcije?

```
SIGNAL a, b : IN STD_LOGIC  
VARIABLE c : INTEGER  
CONSTANT d : INTEGER
```

- a) a
- b) a,b
- c) a,b,c
- d)

d

45. Kakve direkcije je signal kao argument donje funkcije?

```
FUNCTION my_func (SIGNAL a : STD_LOGIC_VECTOR) RETURN INTEGER IS  
.....;
```

- a) IN
- b) OUT
- c) INOUT
- d)

BUFFER

46. Procedura u VHDL-u vraca vrijednos?

- a) False
- b) True

47. Sta ce da bude vrijednost sekvence my_array'LENGTH, ako je definisana na sledeci nacin?

```
TYPE my_array IS ARRAY (7 DOWNT0 0) OF STD_LOGIC;
```

- a) 15
- b) 8
- c) 0
- d) 16

48. Sekvenca atributa definisana dolje opisuje stanje kloka:

IF (clk'EVENT and clk = '0')

- a) Rising edge of the clock signal
- b) Falling edge of the clock signal
- c) Clock signal frequency
- d) Time period of clock signal

49. Koje je logicko kolo opisano donjim kodom?

ARCHITECTURE gate **OF** my_gate **IS**

BEGIN

WITH ab **SELECT**

y<= 0 **WHEN** "01" **OR** "10";

1 **WHEN OTHERS**;

END gate;

- a) NAND
- b) NOR
- c) EXOR
- d) EXNOR

50. Koji se od donjih atributa primenjuju u sekvencijalnim kolima?

- a) 'STABLE
- b) 'LENGTH
- c) 'LAST_EVENT
- d) 'EVENT

51. Koliko imamo tipova reseta u sekvencijalnim kolima?

- a) One
- b) Two
- c) Three
- d) Four

52. Sta je rezultat sledeceg izraza bez obzira na B $A + AB$?

- a) A
- b) B
- c) AB
- d) A + B

53. Sta je funkcija donjeg kola ako SRL operator shift desno?

ARCHITECTURE my_func **OF** my_logic **IS**

BEGIN

y <= x SRL 2;

END my_func;

- a) Divide by 8
- b) Divide by 4
- c) Multiply by 2
- d) Multiply by 4

54. Kod dat dolje predstavlja VHDL implementaciju?

```
ARCHITECTURE my_circuit OF my_logic IS
BEGIN
WITH ab SELECT
y <= x0 WHEN "00";
    x1 WHEN "01";
    x2 WHEN "10";
    x3 WHEN "11";
END my_circuit;
```

- a) 4 to 1 MUX
- b) 1 to 4 DEMUX
- c) 8 to 1 MUX
- d) 1 to 8 DEMUX

55. Sta je funkcija donjeg koda?

```
ENTITY my_logic IS
PORT (din : STD_LOGIC_VECTOR(7 DOWNTO 0);
      Count : STD_LOGIC_VECTOR(3 DOWNTO 0));
END my_logic;
ARCHITECTURE behavior OF my_logic IS
BEGIN
Count <= "0000"
PROCESS(din)
BEGIN
L1: FOR i IN 0 TO 7 LOOP
IF(din(i) = '0') THEN
Count = count+1;
ELSE
NEXT L1;
END LOOP;
END PROCESS;
END behavior;
```

- a) To count number of ones in the given data
- b) To count number of zeroes in the given data
- c) To reverse the order of given data
- d) To perform binary multiplication of two data inputs

56. Generator bita parnosti je sekvencijalno kolo?

- a) True
- b) False

57. Shift registar se koristi za kasnjenje signala?

- a) True
- b) False

58. Koji se od donjih flip-flop-a koristi kao ring counter?

- a) T flip-flops
- b) SR flip-flops
- c) JK flip-flops
- d) D flip-flops

59. Sta je greska u donjem kodu?

```
signal A, B, C, X, Y : integer;
begin
  process (A, B, C)
    variable M, N : integer;
  begin
    M <= A; treba M:=A
    N := B;
    X <= M + N;
    M := C;
    Y <= M + N;
  end process;
```

60. Data je kod binarnog komparatora realizovanog preko procedure i prekou funkcije.

- a) Dopuniti kod gdje se nalaze XXXX
- b) Ako je X=0 i Y=1 koja je vrijednost za Z1 i Z2?

```
libraryieee;
```

```
use ieee.std_logic_1164.all;
```

```
Entity comp_by_func_by_proc is
```

```
port
```

```
(
```

```
  X,Y : in bit;
```

```
  Z1,Z2 : out bit
```

```
);
```

```
end entity;
```

```
architecturebehav of comp_by_func_by_proc is
```

```
-- comparator by function
```

```
function COMP_BITS(A, B: in bit) return bit is
```

```
begin
```

```
if A=B then return '1'; else return '0';
```

```
end if;
```

```
end COMP_BITS;
```

```
-- comparator by procedure
```

```
procedure COMP_BITS(signal A, B: bit; signal C: out bit) is
```

```
begin
```

```
if A=B then C<='1'; else C<='0'; end if;
```

```
end procedure;
```

```
-- begin of architecture
```


```
begin
```

```
Z1<=XXXXX -- call architecture
```

```
XXXXX -- call procedure and store in Z2
```

```
end architecture;
```

61. Nacrtati semu osnovnog logickog elementa FPGA i objasniti princip rada



62. Pomocu LUT (look up table) implementirati funkciju $z = a \text{ and } b \text{ or } (c \text{ xor } d)$

63. Element prekidačke matrice kod FPGA se sastoji od:

a) tranzistora

b) MOSFET-ova

c) operacionih pojacavaca

64. FPGA cip se konfigurise preko

a) 1 pina

b) vise pinova, poznatih kao konfiguracioni pinovi

c) opticki