

VLSI → Very large scale integration design.

- Electronics is characterised by reliability, low power dissipation, extremely low weight and volume & low cost & copes easily with high degree of sophistication & Complexity.
- The integrated circuits made possible the design of powerful & flexible processors, which provide intelligent & adaptable devices.
- The invention of transistor by William B. Shockley, Walter H. Brattain & John Bardeen of Bell Laboratories was followed by development of IC.

The very first IC emerged at beginning of 1960 and since that time, there have been 4 generations of IC.

- 1) SSI (Small scale integration) (10-100)
- 2) MSI (Medium scale integration) (100-1000)
- 3) LSI (Large scale integration) (1K-20K)
- 4) VLSI (Very large scale integration)

↳ Upcoming 5th generation VLSI (Ultra large scale integration) characterized by complexity in excess of 3 million devices on a single IC chip.


IC Era:-

The potential of silicon IC, has been an extremely rapid growth in the number of transistors being integrated into circuits on a single silicon chip.

In less than 4 decades, this number has risen from tens to millions.

The relation between the number of tr's per chip versus year, has become the "Moore's 1st Law".

The increase in no. of tx's double for every 2 years is known as "moore's 1st law" by Gordon moore in 1960's



- * Over the past several years, silicon cmos technology has become the most dominant fabrication process for relatively high performance & cost effective vlsi circuits.
- * The increase in no. of chips is highlighted by recent products such as risc chips, in which it is possible to process 35 million instructions/sec.
- * In particular emerging, Gallium Arsenide (GaAs) based technology will be most significant for ultra-high speed logic.

Microelectronics Evolution


Metal-Oxide-Semiconductor (MOS) VLSI Technology (2)

Within bounds of Mos technology, the possible circuit realisations may be based on
→ PMOS, NMOS, CMOS & BiCMOS devices

Basic Mos Transistors:-

Nmos Enhancement & depletion mode transistors

- Nmos devices are formed in a p-type substrate of moderate doping level. The source & drain regions are formed by diffusing n-type impurities through suitable masks into these areas to give desired n-impurity concentration & give rise to depletion regions.
 - Thus, source & drain are isolated from 1 another by 2 diodes. connections are made by deposited metal layer.
- Consider Enhancement mode first,



- metal
- polysilicon
- oxide
- n-diffusion
- p-diffusion
- P-substrate
- n-substrate
- depletion


(a) nMOS Enhancement mode transistor.

The above figure shows a basic enhancement enhancement mode device in which the channel is not established & device is in non-conducting condition, $V_D = V_S = V_{GS} = 0$.

- If the gate is connected to a stable positive voltage,


W.r. to source, then electric field established between gate and substrate gives rise to charge inversion region in substrate & conducting path/channel is formed b/w source & drain.

→



n-mos depletion mode transistor.

Here, in depletion mode, the source & drain are connected by a conducting channel, under condition $V_{GS} = 0$, by implanting suitable impurities in region between source & drain. The channel can be closed by applying suitable negative voltage to gate.



Pmos enhancement mode transistor.


In this case, the basic PMOS transistor structure for an enhancement mode, the substrate is of n-type and the source & drain diffusions are p-type.

PMOS tr's are slower than n-mos, since hole mobility μ_p is less, by approx 2.5, than μ_n .

Enhancement mode transistor Action:-

To Understand the mechanism of Enhanced mode, we have to consider 3 conditions.

Threshold voltage (V_T):- The minimum voltage applied between gate & source to establish channel.




$$V_{gs} > V_t$$

$$V_{ds} = 0V$$

3

Fig. indicates the conditions prevailing with the channel established but no current flowing between source & drain. ($V_{ds} = 0$).




$$V_{gs} > V_t$$

$$V_{ds} < V_{gs} - V_t$$

Now, consider the conditions prevailing when current flows in the channel by applying a voltage V_{ds} between drain and source.

- Along the channel, a corresponding IR drop = V_{ds} , will be there.
- This results in the voltage between gate & channel varying with distance along the channel with the voltage being a maximum of V_{gs} at source end.
- Since, the effective voltage is $V_g = V_{gs} - V_t$ (no I flows when $V_g < V_t$), there will be voltage V_g available to invert the channel at the drain end, so long as $V_{gs} - V_t \geq V_{ds}$.
- The limiting condition comes when $V_{ds} = V_{gs} - V_t$.
if $V_{ds} < V_{gs} - V_t$, device is in non-saturation region of operation is, $V_{ds} < V_{gs} - V_t$.



$$V_{gs} > V_t$$

$$V_{ds} = V_{gs} - V_t$$

If v_{ds} is $\uparrow$ to a level greater than $v_{gs} - v_t$.

In this case, an IR drop $= v_{gs} - v_t$ takes place less than whole length of the channel, so that over part of channel near drain, there is insufficient electric field available to give rise to inversion layer to create channel, i.e. Pinch-off.

- Diffusion current completes the path from source to drain in this case, causing the channel to exhibit a high R_x & behave as a constant I-source.
- This region is known as saturation, is characterized by almost constant, I for $\uparrow$ in v_{ds} , $v_{ds} = v_{gs} - v_t$.
- In all the cases, channel will cease to exist & no I will flow, $v_{gs} < v_t$.
- Typical values, enhancement mode

$$V_t = 1V \text{ for } V_{DD} = 5V$$


$$V_t = 0.2 V_{DD}$$

Depletion mode Transistor Action:-

For depletion mode, device's channel is established because of implant, even when $v_{gs} = 0$ & to cause the channel to cease to exist a -ve voltage, v_{td} must be applied b/w gate & source.

$$V_{GS} < -V_{DS} - V_{TD}$$

Symbols for nmos & pmos Transistor:-




N-Mos fabrication:-

(2) (4)

- Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which required P-impurities are introduced as crystal is grown.
- Such wafers are typically 75 to 150mm in diameter and 0.4mm thick and are doped with boron to impurity concentrations of $10^{15}/\text{cm}^3$ to $10^{16}/\text{cm}^3$.


1.



Substrate


- A SiO_2 layer of 1 μm thick grown on wafer surface acts as barrier to dopants while processing.

2.



Thick oxide


3.



photoresist

- The surface is now covered with photoresist deposited on wafer surface.


4.



- photoresist layer is exposed to uv light through mask, which defines regions, where diffusion takes place.

Mask


5.



Window in oxide




- These areas are subsequently readily etched away together with underlying silicon dioxide, so that the wafer surface is exposed in window defined by mask.

6.



- The remaining photoresist is removed & thin layer of SiO_2 (0.1 μm) is grown over entire chip & polysilicon is deposited on top, to form a gate structure.
- Polysilicon layer consists of heavily doped

⑧ polysilicon deposited by chemical vapour deposition (c.v.d)



7.  → Photoresist coating & masking allows polysilicon to be patterned & then the thin oxide is removed to expose areas into which n-type impurities are to be diffused to form source & drain. Diffusion is achieved by heating wafer to a high temperature & passing a gas containing the desired n-type impurity.
8.  → Thick oxide (SiO_2) is grown all over again & is then masked with photoresist & etched to expose selected areas of polysilicon gate & drain & source areas.
9.  → The whole chip then has metal deposited over its surface to a thickness typically of $1\mu\text{m}$. This metal layer is then masked & etched to form requires interconnection process.


CMOS Fabrication:-

There are number of approaches to CMOS fabrication.



- They are
- ①. P-Well process.
 - ②. n-well process
 - ③. Twin tub process.
 - ④. Silicon-on-insulator (SOI) process.

P-Well Process:-





⑤




Cmos n-well Process


CMOS Advantages - These are superior to p-well b'cz of lower substrate bias effects on transistor threshold voltage (V_T) & lower parasitic Capacitances.

Fabrication steps :-


①




②



③



④



Technology - CMOS Fabrication steps






↳ 4-process

1. n-well
2. p-well
3. Twintub
4. SOI


N-well process

CMOS → NMOS + PMOS
(S & D) + (S & D)


diffusion should be carried out with care, doping affect V_T & breakdown volt



photolithography




7




7

pt C-ve or Int C+ve mask $\rightarrow$ doesn't effect n-diff




Masking & for diffusing n-type impurity for 's' & 'D' of n-mos TX

8



(p+ (ve) / ant (-ve) mask



p-diffusion for 's' & 'D' of p-mos TX

or (n+ mask -ve)

pt mask (+ve) $\rightarrow$ masked area not effected for p-diff.


pt mask (-ve)

or

Int mask (+ve)

" " " " " n-diffusion

9



$\rightarrow$ deposit SiO_2 layer

$\rightarrow$ mask areas for s, a, D

for both TX's

$\rightarrow$ Then etch the masked area & take contact cuts

$\rightarrow$ Finally deposit metal layer & then etch areas for contact cuts.

Bicmos Technology :-

- Deficiency of Mos technology lies in the limited load driving capabilities, due to limited current sourcing & current sinking abilities.
- Bipolar transistors + CMOS → Bi-CMOS
- Bi-CMOS gates may be effective of speed in subsystem such as ALU, ROM etc.

Comparison between CMOS technology & Bipolar technology



CMOS technology

- * Low static power dissipation
- * High input impedance
- * Scalable V_T
- * High noise margin
- * Low o/p drive I .
- * Low g_m
- * Bi-directional capability

Bipolar technology

- * High Power dissipation
- * Low i/p Impedance.
- * Low voltage swing
- * Low package ^{logic} density.
- * High o/p drive I .
- * High g_m .
- * Unidirectional.

Bi-CMOS npn transistor



Basic Electrical Properties of MOS & Bi-CMOS Circuits

DRAIN-TO-SOURCE CURRENT I_{ds} Versus VOLTAGE V_{ds} relationship

The MOS transistor evolves from use of voltage on the gate to induce charge in channel b/w source & drain. Let V_{ds} applied between drain & source. Since, charge induced is dependent on gate to source V_{gs} & I_{ds} is dependent on both V_{gs} & V_{ds} .

Consider structure,

$$I_{ds} = -I_{sd} = \frac{Q_c}{\tau}$$

$$\tau_{sd} = L/v$$

$$\Rightarrow I_{ds} = -I_{sd} = \frac{\text{charge induced in channel } (Q_c)}{\text{Transit time } (\tau)}$$

$$E_{ds} = \frac{V_{ds}}{L}$$

$$v = \frac{\mu V_{ds}}{L}$$

$$\tau_{sd} = \frac{L^2}{V_{ds} \cdot \mu}$$

$$\text{Transit time } \tau_{sd} = \frac{\text{length of channel } (L)}{\text{velocity } (v)}$$

velocity

$$v = \mu E_{ds}$$

$$\mu = \text{Mobility } \text{cm}^2/\text{V-sec}$$

$$\mu_n = 650 \text{ cm}^2/\text{V-sec}$$

$$\mu_p = 240 \text{ cm}^2/\text{V-sec}$$

Non-Saturated Region

charge induced in channel due to gate voltage is due to voltage difference b/w gate & channel, V_{gs} .

→ voltage along channel varies linearly with distance from source due to IR drop in channel & assuming that device is in non-saturation region, then drain side voltage $\frac{V_{ds}}{2}$.

$$\text{Effective gate voltage } (V_g) = V_{gs} - V_t$$

V_t → voltage needed to invert charge under gate & established channel.

$$Q = c_g \cdot V$$

Potential difference $V = \underbrace{V_{gs} - V_t}_{\text{Source}} - \underbrace{\frac{V_{ds}}{2}}_{\text{drain}}$

$$C_g = \frac{\epsilon_0 \epsilon_r A}{D}$$

$$Q_c = \frac{\epsilon_0 \epsilon_r A}{D} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right)$$

$$I_{ds} = \frac{Q_c}{\tau}$$

$$= \frac{\epsilon_0 \epsilon_r A}{D} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right)$$

$$\frac{L}{\mu V_{ds}} \quad (A = WL)$$

$$= \frac{\epsilon_0 \epsilon_r WL}{D} \times \frac{\mu V_{ds}}{L^2} \left((V_{gs} - V_t) - \frac{V_{ds}}{2} \right)$$

$$= \frac{\epsilon_0 \epsilon_r \mu}{D} \times \frac{V_{ds}}{L} \left((V_{gs} - V_t) - \frac{V_{ds}}{2} \right)$$

$$= \frac{\epsilon_0 \epsilon_r \mu}{DL} \cdot \mu \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

when $V_{ds} < V_{gs} - V_t$

$$\text{Let } k = \frac{\epsilon_0 \epsilon_r \mu}{D}$$

$$I_{ds} = \frac{kW}{L} \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

$$\text{Let } \beta = k \cdot \frac{W}{L}$$

$$\therefore I_{ds} = \beta \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

$$k = \frac{\epsilon_0 \epsilon_r \mu}{D} \times \frac{A}{A}$$

Sub $k = \frac{C_g \mu}{WL}$ in I_{ds} .

$$I_{ds} = \frac{C_g \mu}{WL} \cdot \frac{W}{L} \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

$$= \frac{C_g \mu}{L^2} \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

Gate Capacitance unit area C_0

$$C_0 = \frac{C_g}{WL} \Rightarrow C_g = C_0 \cdot WL$$

$$\therefore I_{ds} = \frac{C_0 \mu W}{L} \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

Saturation Region:-

$$V_{ds} = V_{gs} - V_t$$

$$I_{ds} = \beta (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2}$$
$$= \beta (V_{ds} \cdot V_{ds} - \frac{V_{ds}^2}{2})$$
$$= \beta (\frac{V_{ds}^2}{2})$$

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2$$

$$I_{ds} = \frac{C_{g,4}}{2L} (\frac{V_{ds}^2}{2})$$

$$I_{ds} = \frac{C_{0,4}\omega}{2L} (V_{gs} - V_t)^2$$

for both
Enhancement & depletion mode.

Bicmos Inverter

→ It consists of 2 Bi-polar transistors T_1, T_2 .

and 1 nmos T_3 → T_3
1 pmos T_4 → T_4 } Enhancement mode.

cases:-

Logic 0 i/p.

$$V_{in} = 0 (V_{ss})$$

$T_3 \rightarrow$ off & $T_4 \rightarrow$ ON

As T_3 - off, T_1 will be non-conducting mode.

→ T_4 is on & supplies 'I' to the base of ' T_2 ', which will conduct & act as a I-source to charge the Load C_L toward +5V (V_{DD}).

The o/p of inverter will rise to +5V. i.e., the base to emitter voltage V_{BE} of T_2 i.e. V_{DD}


$$V_{DD} - V_{BE} = \text{Logic 1}$$

Case 2:-

With $V_{in} = +5V (V_{DD})$

$T_4 \rightarrow$ off, so that T_2 is non-conducting

T_3 is on & will supply 'I' to the base of T_1 , which will



conduct & act as a I-sink to load C_L , discharging toward 0V.

②. Voltage V_{CESAT} from collector to emitter of T_1 i.e

$$0V + V_{CESAT} = \text{logic } 0.$$

→ T_1 & T_2 will present low impedances when turned on into Saturation & load C_L will be charged or discharged rapidly.

→ The o/p logic levels will be good & will be close to rail voltages. Since, V_{CESAT} is small & $V_{BE} \approx 0.7V$
(V_{DS}, V_{ES})

$$(V_{SS})_0 \approx V_{CESAT}; \quad 5 - 0.7 \approx V_{DD}$$

→ The inverter has high i/p impedance.

→ The inverter has low o/p impedance.

→ The inverter has high noise margins.

→ Due to the presence of a DC path from V_{DD} to GND through T_3 & T_1 , this is not a good arrangement to implement since there will be significant static 'I' flow whenever $V_{in} = \text{logic } 1$.


→ Disadvantage: - No discharge path for 'I' from base of BJT, when it is being turned off. So, that circuit slows down.

To avoid this,

* DC path through T_3 & T_1 eliminated.

* o/p v-swing ↑.d.

Improved Inverter Arrangement with resistors



Latchup in CMOS circuits

(15)

2.3 Mos Transistor Transconductance g_m & d_p (10)

conductance g_{ds}

Transconductance expresses relation between o/p current I_{ds} & i/p voltage v_{gs}

$$g_m = \left. \frac{\partial I_{ds}}{\partial v_{gs}} \right|_{v_{ds} = \text{constant}}$$

small change in v , large change in I

Consider charge in channel Q_c

$$\frac{Q_c}{I_{ds}} = \tau \quad (\because I_{ds} = \frac{Q_c}{\tau})$$

Where, Transit time ' τ ' is

$$\text{change in } I \rightarrow \frac{\partial I_{ds}}{\partial \tau} \quad (\because \tau_{ds} = \frac{L^2}{\mu v_{ds}})$$

change in charge, $(\because Q = CV)$

$$\partial Q_c = C_g \cdot \partial v_{gs}$$

$$\partial I_{ds} = \frac{C_g \cdot \partial v_{gs}}{\tau_{ds}}$$

($\because Q = CV$)
Amount of charge moves into plate depends on C & V .

$$= \frac{C_g \partial v_{gs}}{\frac{L^2}{\mu v_{ds}}} = \frac{C_g \partial v_{gs} \mu v_{ds}}{L^2}$$

Now,

$$g_m = \frac{\partial I_{ds}}{\partial v_{gs}} = \frac{C_g \mu v_{ds}}{L^2}$$

$$i.e. = \frac{C_g \mu v_{ds}}{L^2 \times \partial v_{gs}}$$

In sat region, $v_{ds} = v_{gs} - v_t$

$$g_m = \frac{C_g \mu}{L^2} (v_{gs} - v_t)$$

$$g_m = \frac{\mu \epsilon_{ins} \epsilon_0}{D} \cdot \frac{W}{L} (v_{gs} - v_t) \quad \left(\because C_g = \frac{\epsilon_{ins} \epsilon_0 W}{D} \right)$$

17

$$g_m = \beta(v_{gs} - v_t)$$

o/p conductance, g_{ds} can be expressed as

$$g_{ds} = \frac{\partial I_{ds}}{\partial v_{gs}} = \mu C_{ox} \left(\frac{W}{L} \right)^2 (v_{gs} - v_t)$$

Figure of merit ω_0 is a quantity used to characterize performance of device/system.

$$\omega_0 = \frac{g_m}{C_g} = \frac{\mu}{L^2} (v_{gs} - v_t)$$

$$= \frac{1}{\tau_{sd}}$$

$$\omega_0 = \frac{\mu C_{ox} W (v_{gs} - v_t)}{D L} = \frac{\mu (v_{gs} - v_t)}{L^2}$$

Hence,

it is seen that switching speed depends on gate voltage & inversely on the square of length, Pass Transistor.

Unlike bipolar Tx's, isolated nature of gate allows Mos Tx's used as switches in series with lines carrying logic levels in a way i.e. similar to use of relay contacts. This application is called the "pass transistor".




Fig. Pass Tx And gate.


→ It reduces count of Tx's, by eliminating redundant Tx's.

N-mos Inverter

② 11

The basic inverter circuit requires a Tx with source connected to ground & a load of Rx of some sort connected from drain to positive supply rail VDD.

Logic 1 = +5V
0 = 0V



Depletion Tx always 'ON' state.
 $V_{AS} = 0V$

fig: nmos inverter.

When $V_{in} = 0V$.

Enhancement Tx $\rightarrow$ OFF.

$V_{out} = 5V = \text{logic 1}$.


$I_D = 0$; Open circuit $V_{out} = 1$

When $V_{in} = 1V$

Tx = 'ON'.

$\rightarrow I_D$ flows

$\rightarrow$ Apply v-dividing rule.




$$V_{out} = \frac{R_2}{R_1 + R_2} \times V_{in}$$

$$= \frac{1k}{1k + 100k} \times 5V$$

$$V_{out} \approx 0V$$

Determination of PULL-UP to PULL-DOWN RATIO ($\frac{z_{pu}}{z_{pd}}$)
 for an N-mos inverter driven by another nmos
 Let's consider depletion mode Tx for which

$$V_{gs} = 0, \quad V_{in} = V_{out} = v_{inv}$$



Let us set $v_{in} = 0.5V_{DD}$

$$I_{ds} = k \cdot \frac{W}{L} \frac{(V_{gs} - V_t)^2}{2}$$

In depletion mode,

$$I_{ds} = k \cdot \frac{W_{pu}}{L_{pu}} \frac{(-V_{td})^2}{2} \quad (\because V_{gs} = 0)$$

Enhancement mode,

$$I_{ds} = k \cdot \frac{W_{pd}}{L_{pd}} \frac{(v_{in} - V_t)^2}{2} \quad (\because V_{gs} = v_{in})$$

Let equate currents.

$$\frac{\text{width} \leftarrow W_{pu}}{\text{length} \leftarrow L_{pu}} \left(\frac{-V_{td}}{2} \right)^2 = \frac{W_{pd}}{L_{pd}} \frac{(v_{in} - V_t)^2}{2}$$

of pullup & down

$$z_{pd} = \frac{L_{pd}}{W_{pd}} \quad z_{pu} = \frac{L_{pu}}{W_{pu}}$$

Now,

$$\text{We have, } \frac{1}{z_{pu}} (-V_{td})^2 = \frac{1}{z_{pd}} (v_{in} - V_t)^2$$

$$\frac{z_{pu}}{z_{pd}} = \frac{(-V_{td})^2}{(v_{in} - V_t)^2}$$

Now substitute with standard typical values
 $V_t = 0.2V_{DD}$, $V_{td} = -0.6V_{DD}$, $v_{inv} = 0.5V_{DD}$

$$\frac{z_{pu}}{z_{pd}} = \frac{(-0.6V_{DD})^2}{((0.5 - 0.2)V_{DD})^2} = \frac{0.6 \times 0.6}{0.3 \times 0.3} = \frac{4}{1}$$

$$\boxed{\frac{z_{pu}}{z_{pd}} = \frac{4}{1}}$$

Pull up to pull down ratio for N-mos inverter driven through one or more pass Transistor

The i/p to inverter 2 comes from o/p of inverter 1 but passes through 1 or more n-mos transistors used as switches in series called pass transistors




Fig. Pullup to pull down ratio for inverting logic by pass Tx

→ With all pass tx gates connected to V_{DD} , in series, no static 'I' flows through them & no voltage drop in channels.



i/p voltage at inv 1 = V_{in}

inv 2 = $V_{DD} - V_{tp}$

↳ pass Tx V_T

consider Inv 1, i/p = V_{DD} , then the P.d Tx T_2 is conducting but with low 'v', & represented by R_1 (& in resistive region)

P.u Tx is in saturation region



For P.d Tx,

$$I_{ds} = \frac{k \cdot W_{pd}}{L_{pd}} \left((V_{DD} - V_t) v_{ds1} - \frac{v_{ds1}^2}{2} \right)$$

$$\therefore R_1 = \frac{v_{ds1}}{I_{ds}} = \frac{v_{ds1}}{\frac{k \cdot W_{pd1}}{L_{pd1}} \left((V_{DD} - V_t + \frac{v_{ds1}}{2}) \times v_{ds1} \right)}$$

Note v_{ds1} is small & v_{ds12} is ignored $\left[R_1 = \frac{1}{k} \cdot \frac{1}{W_{p1}} \left(\frac{1}{V_{DD} - V_t - \frac{v_{ds1}}{2}} \right) \right]$

$$R_1 = \frac{1}{k} \cdot \frac{1}{W_{p1}} \left(\frac{1}{V_{DD} - V_t} \right) \quad \text{--- (1) } (\because z = \frac{L}{W})$$

Now for depletion mode pMOS in saturation
 $\hookrightarrow (\because v_{gs} = 0)$

$$I_1 = I_{ds} = k \cdot \frac{W_{p1}}{L_{p1}} \left(\frac{-v_{td}}{2} \right)^2 = \frac{k \cdot 1}{z_{p1}} \left(\frac{-v_{td}}{2} \right)^2 \quad \text{--- (2)}$$

We know, $I_1 R_1 = V_{out1}$,

$$V_{out1} = I_1 R_1 = \frac{z_{p1}}{z_{p1}} \left(\frac{1}{V_{DD} - V_t} \right) \left(\frac{v_{td}^2}{2} \right)$$

Consider Inverter '2'

When $i_p = V_{DD} - v_{tp}$.

From eqn (1) inv 1 $\rightarrow R_2 = \frac{1}{k} \cdot \frac{1}{W_{p2}} \left(\frac{1}{\underbrace{(V_{DD} - v_{tp}) - V_t}_{i_p \text{ of inv } 2}} \right) \quad (\because \frac{v_{ds1}}{2} \text{ was neglected})$

From eqn (2) $I_2 = k \cdot \frac{1}{z_{p2}} \left(\frac{v_{td}}{2} \right)^2$

Hence,

$$V_{out2} = I_2 R_2 = \frac{z_{p2}}{z_{p2}} \left(\frac{1}{V_{DD} - v_{tp} - V_t} \right) \left(\frac{v_{td}^2}{2} \right)$$

If inv-2 has same o/p 'v'; under conditions $V_{out1} = V_{out2}$

$$I_1 R_1 = I_2 R_2$$

$$\therefore \frac{z_{p1}}{z_{p1}} \left(\frac{1}{V_{DD} - V_t} \right) \left(\frac{v_{td}^2}{2} \right) = \frac{z_{p2}}{z_{p2}} \left(\frac{1}{V_{DD} - v_{tp} - V_t} \right) \left(\frac{v_{td}^2}{2} \right)$$

$$\frac{z_{p1}}{z_{p1}} = \frac{z_{p2}}{z_{p2}} \left(\frac{V_{DD} - V_t}{V_{DD} - v_{tp} - V_t} \right)$$

$$\frac{z_{p2}}{z_{p1}} = \frac{z_{p2}}{z_{p1}} \left(\frac{V_{DD} - V_t}{V_{DD} - v_{tp} - V_t} \right) \quad (\because V_t = 0.2V_{DD} \quad v_{tp} = 0.3V_{DD})$$

$$= \left(\frac{V_{DD} - 0.2V_{DD}}{V_{DD} - 0.3V_{DD} - 0.2V_{DD}} \right) = \frac{0.8}{0.5}$$

$$\frac{z_{p2}}{z_{p1}} = \frac{z_{p2}}{z_{p1}} \left(\frac{0.8}{0.5} \right)$$

$$\Rightarrow \frac{8}{1} \checkmark$$

Alternative Forms of Pullup

↳ 4 possible Arrangements.

1. Load Resistance R_L :- This is not often used because of large space requirements of resistor produced in silicon substrate.





Fig. Resistor Pull-up.

2. n-mos depletion mode Tx pull-up.

- a) dissipation is high.
- b) Switching of o/p from 1 to 0 begin when V_{in} exceeds V_t of Pulldown device.




3). nmos Enhancement mode : (Pull-up).


- a) Dissipation is high.

b) V_{out} can never reach V_{DD} , if $V_{GS} = V_{DD}$.


c) if $V_{GS} > V_{DD}$; extra supply of rail is required



4) CMOS



a) Full Logical Levels 1 & 0 are presented at o/p.



CMOS Inverter

The I/V relation for MOS Tx may be

$$I_{ds} = k \frac{W}{L} (V_{gs} - V_t) V_{ds} = \frac{V_{ds}^2}{2} \quad (\text{non-sat})$$

or

$$I_{ds} = \frac{k \cdot W}{L} \frac{(V_{gs} - V_t)^2}{2} \quad (\text{saturation region})$$

'k' is technologically dependent factor (parameter)

$$k = \frac{\epsilon_{ins} \epsilon_0 \mu}{D}$$

$$\beta = k \frac{W}{L}$$

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2$$

In saturation, 'β' may be applied to both nmos & pmos Tx

$$\beta_n = \frac{\epsilon_{ins} \epsilon_0 \mu_n}{D} \frac{W_n}{L_n} ; \quad \beta_p = \frac{\epsilon_{ins} \epsilon_0 \mu_p}{D} \frac{W_p}{L_p}$$

Let's consider the condition for region 1

for which $V_{in} = '0'$.

So, p-Tx → ON ; n-Tx → OFF.

Thus, no current flows through inverter & o/p is directly connected to VDD. $o/p = \text{logic } 1$

→ In region 5; $V_{in} = \text{Logic } 1$;



n-Tx is on, p is OFF. no 'I' flows, & $o/p = \text{logic } '0'$.

→ In region 2, if 'V' ↑ &

exceeds V_t of n-Tx.

p-Tx conducts & in saturation region. n-Tx also conducts but with small voltage

& in resistive region.



Region-4 ||ar to Region-3, roles of p & n are reversed
 Region-3; inverter exhibits gain & both Tx's are in saturation region.

Bi-CMOS Inverters

The logical approach in designing BiCMOS includes

- (1) MOS Tx - Performs Logic functions
- 2). Bipolar Tx - drive o/p loads.

→ It consists of 2 bipolar Tx's

T_1 and T_2 & 1 Nmos Tx T_3 &

1 p-mos Tx T_4 (enhancement)

→ $V_{in} = 0$; → $T_3 = \text{OFF}$

↓
 T_1 → non-conducting

T_4 → ON & supplies 'I' to T_2
 which conducts & act as 'I' source
 & charge $C_L (+5V)$.

$V_{out} = 5V$; Logic '1'.


→ $V_{in} = 5V$; T_4 → OFF → T_2 is non-conducting.

T_3 → ON → T_1 conducts & discharge Load C_L (0V).

$V_{out} = 0V$; Logic '0'.


* Inverter has

- (1) high i/p impedance
- 2) low o/p "
- 3) high noise margin
- 4) small area
- 5) High driving capability



Hence, direct presence of DC path from VDD to GND through T_3 & T_1 is not a good arrangement & can lead to static I-flow.


Improved version.



→ direct path reduced

→ hence voltage of swing ↓

Hence better arrangement using R_x ,



voltage of swing ↑